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Abstract
For some time now, millimetre-wave radar has been regarded as the ideal all-weather 
sensor for automotive collision avoidance systems. In order to make it affordable, 
many milHmetre-wave component producers are exploring the possibility of producing 
fully integrated units using MMIC technology. So far, their efforts are based exclu­
sively on a basic homodyne transceiver architecture, which is limited to operation in 
FMCW and FSK modes only. If two vector modulators are added to the existing archi­
tecture, it is possible to extend this capability to include the generation and detection of 
arbitrary phase-codes. Not only will this increase sensitivity and reduce susceptibility 
to interference, but it will allow the radar to be software adapted between modulation 
schemes without requiring any hai’dware reconfiguration. Software radar is an entirely 
new concept that offers an unprecedented level of flexibility and the potential for sub­
stantially improved tiansceiver performance.
The key circuit in this novel software radai' is a W-band monolithic I-Q  vector 
modulator, based on passive reflection-type circuits. It is compact, flexible and fully 
integrable with other radar components. Moreover, it allows for the application of 
direct-conversion techniques, thus avoiding the need for bulky IF stages and costly RF 
image-rejection filters. A fully generalised theoretical analysis of thiee alternative vec­
tor modulator topologies is presented along with measured results for two example cii*- 
cuits operating at 77 GHz and 110 GHz.
Adding vector modulators to tlie conventional radai* ai'chitecture also provides a 
renewed incentive to reduce the size and improve the performance of existing RF front- 
end components. Consequently, a comprehensive investigation of radai' MMICs is pre­
sented. This includes a review and design examples for millimetie-wave RF signal 
sources, active circulators, passive couplers, mixers and amplifiers. Finally, three multi­
functional software radai* chips aie presented as evidence that the new architecture can 
be successfully implemented as a single MMIC.
This work is dedicated to my wife, Christine.
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CHAPTER 1: Introduction
1.1 Automotive collision avoidance radars
The concept of using radai' sensors for automotive applications has existed for over 
thirty years, with experimental systems first appearing in the late seventies. Their main 
puipose was to detect obstacles in a vehicle’s path and to alert the driver to an impend­
ing collision. Consequently, the radai' was a simple forward-looking sensor with a fixed 
antenna. From this starting point, the concept has developed considerably. Both car 
manufacturers and electronics companies envision an automobile that is ringed with an 
array of sensors for monitoring both moving and stationary obstacles. In time, these 
sensors will be combined with vehicle-to-vehicle communications, differential GPS, 
sophisticated driver displays, adaptive car control and roadside data beacons to produce 
an intelligent vehicle highway system (IVHS) that can ensure safety and improve tr ans­
portation efficiency [1].
At present, a number of automobile manufacturers are in the process of introduc­
ing adaptive cruise control (ACC) systems on their luxury models [2,3]. DaimlerChrys- 
ler, for example, has aheady launched its Tempomat™ system in its S-class saloon. 
This is intended to be an extension of present cruise control systems. Instead of holding 
a constant velocity, the forwar d-looking radar sensor will adapt the speed of the vehicle 
to that of other vehicles ahead, so as to maintain a constant car-to-car spacing. This is 
achieved by combining a continuously updated image of the roadway ahead with data 
from steering wheel position sensors and yaw rate detectors to engage the brake and/or 
accelerator accordingly. As the vehicle ahead speeds up or slows down, the ACC sys­
tem will track the change and accelerate or decelerate. Eventually, it is hoped that all 
motorway traffic will be fitted with such systems. Given their potential to reduce the 
number of accidents and to improve the efficiency of traffic flow, governments in 
Europe are even contemplating legislation to malce them mandatory on all new vehi­
cles.
Radar is by no means the only reported sensor technology used for automotive 
collision avoidance. Passive infra-red, ultrasonic, and capacitive electrode sensors are 
much cheaper and often better suited for short range lane changing and parking appli­
cations. At longer ranges (up to 200 m), light direction and ranging (LEDAR) systems 
based on 850 nm lasers compete directly with conventional radar* because of their high
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directivity, design simplicity and small size. However, laser systems suffer from 
reduced close-range resolution, susceptibility to weather conditions, and concerns 
about eye safety. The various strengths and weaknesses of these different sensor tech­
nologies offer considerable scope for exploitation by automotive manufacturers. By 
using a combination of different sensors for different applications, the prospect of con­
tinuous frontal and side collision monitoring could become an affordable reality.
However, before radar systems of any description can be offered as an option on 
new cai's, numerous legal issues must be resolved. Without a proper legal framework, 
automotive manufacturers feai* that they may be found liable for accidents or injuries 
involving radar assisted vehicles, even when the radar is functioning as intended. One 
possible solution, which has gained widespread acceptance, is to limit the system to 
accelerator contiol only. In situations where the closing rate is too high or a collision is 
imminent, the system will simply sound a waining and leave the responsibility of tak­
ing appropriate action to the driver. By giving drivers an extra 0.5 s to react, industiy 
studies show that approximately 60% of all rear-end collisions could either be reduced 
in severity or avoided entirely [4]. For this reason, manufacturers are confident that 
consumers and governments will accept ACC systems and that they will become a 
standai’d system on all new vehicles.
1.1.1 Spectrum allocation
Worldwide, there are numerous millimetre-wave bands cuiTently proposed or autlior- 
ised for use by automotive radai* systems. They range from 47 CHz right up to 154 
CHz and also include non-millimetric-wave bands down to 25 CHz [5]. Of these, 76- 
77 CHz has seen the most interest in Europe and the United States. It was first pro­
posed by General Motors Research Corporation (CM) in 1993 and was initially 
adopted by the U.S. Federal Communications Commission (FCC) in 1995 [6,7]. For­
mal mles governing its use were instituted thiee years later [8]. In 1994, the American 
Automotive Manufacturers Association (AAMA) filed an additional petition extending 
the CM request to include a greater number of frequency bands [9,10]. These aie listed 
in Table 1.1 and have either been approved or aie under discussion with the FCC.
In Europe, a draft technical standard for fixed and automotive radai* systems at 77 
CHz (EN 301 091 V I .1.1) has now been approved by national voting and has been 
adopted [11]. This allows systems that have been type approved to the standard to be 
operated without any licensing requirements in countries that are signatories. The
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Table 1.1: Spectrum allocation requested by AAMA for 
vehicular radars.
Frequency band (GHz)
Maximum 
average 
transmitter 
power at the 
antenna Port 
(mW)
Maximum in- 
band & out-of- 
band spiuious 
peak power 
(mW)
24.75 to 25.25 10 0.01
37.5 to 38.5 10 0.01
76 to 77 40 0.1
94.7 to 95.7 50 0.1
139 to 141 100 0.1
152 to 154 100 0.1
European standard specifies requirements for a short range radar intended for Road 
Transport and Traffic Telematics (RTTT) applications such as ACC, collision warning 
and anti-collision systems for vehicles. The standard applies to all low-power motion 
and distance monitoring radars for mobile and fixed applications operating at radio fr e­
quencies (RF) in the 76 to 77 GHz band. It designates the maximum equivalent isotrop- 
ically radiated power (EIRP) for both continuous wave (CW) and pulsed radais. These 
aie denoted as class 1 and class 2 and theii* maximum mean and peak EIRPs are given 
in Table 1.2. Spurious emissions outside the 76-77 GHz band must be no higher than 
the values given in Table 1.3.
Table 1.2: Limits of transmitted power.
class 1 class 2
Mean power (EIRP) 50 dBm 23.5 dBm
Peak power (EIRP) 55 dBm 55 dBm
Until recently, most automotive radar development in Japan was undertaken 
using frequencies in the range of 60-61 GHz. These efforts have now ceased owing to 
the decision by the Japanese Ministry of Posts and Telecommunications (MPT) to 
license the 76-77 GHz band for ACC. The decision by both the manufacturers and the 
licensing authority to abandon 60-61 GHz is stiongly related to concerns expressed by 
U.S. telecommunications equipment manufacturers. They feared that a 60-61 GHz
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Table 1.3: Limits of radiated spurious emissions.
Frequency range (MHz) Limit values for spurious radiation
47-74 -54 dBm
87.5-118 -54 dBm
174-230 -54 dBm
470-862 -54 dBm
Otherwise in band 30 to 1000 -36 dBm
1,000 to 25,000 -30 dBm
25,000 to 40,000 -25 dBm
40,000 to 100,000 -20 dBm
allocation would interfere with and limit proposed broadband wireless applications in 
the 59-64 GHz band [7]. Given the tiemendous influence of the U.S. telecommunica­
tions mai'ket and European concuirence on the issue, 76-77 GHz has now emerged as 
the worldwide standard for ACC applications.
The selection of 76-77 GHz as the primaiy frequency band for automotive colli­
sion avoidance is driven by several factors. Fkstly, it is under-developed and is largely 
unavailable for commercial use at present [10]. By opening a new region of the radio 
spectrum for commercial applications, government regulators endeavour to foster the 
development and growth of new industries and jobs. Secondly, signals in the millime­
tre-wave bands are susceptible to absorption and scattering by oxygen and water 
vapour within the earth’s atmosphere. While conventional wisdom might indicate a 
preference for low loss regions of the spectrum, such atmospheric effects allow fre­
quencies to be re-used within very short distances. This permits a higher concentration 
of transmitters to be located in the same geographical area while reducing the risk of 
interference. Since this has a direct bearing on safety, some regulators, such as the Jap­
anese MPT, have elected to license a 1 GHz band adjacent to the 60 GHz oxygen 
absorption line [7]. Finally, millimetre-wave frequencies are attractive because there is 
inherently more bandwidth available. This is particularly important for radars because 
the ability to resolve closely located targets requires very wide bandwidtlis. Given the 
oft cited rtrle that 1 GHz of bandwidth yields approximately 25 cm of resolution, it is 
quite clear that the congested microwave frequency bands used for mobile communica­
tions do not have the capacity to accommodate a precision radar* application.
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The research efforts on automotive radar are by no means limited to the primary 
76-77 GHz frequency band. Although it is not foimally authorised for use, there is con­
siderable interest in developing radar applications in the proposed 94.7-95.7 GHz band 
as well. This is partially because the band, which is currently allocated for earth-to- 
space communications, has the potential for dual-use civilian and military applications. 
Since 94.7-95.7 GHz transceivers can be made exceptionally small and light, the same 
technology that is used for automotive radar s can be readily applied to missile seeker 
applications. The selection of the 76-77 GHz band also poses some concern because its 
third harmonic lies at 231 GHz, which is used for radio astronomy. To avoid interfer­
ence with the sensitive receivers in this band, the FCC has imposed a new limit of 1000 
pW/cm^ at 3 m for emissions between 200 and 231 GHz [8]. Since the third harmonic 
of a radar operating in the 94.7-95.7 GHz band is well above these frequencies, it does 
not suffer from this stringent requir ement. As a final comment on the issue, it should be 
noted that although this thesis focuses on 77 GHz, its techniques, innovations and find­
ings could be applied equally to 94 GHz radars. Consequently, this work recognises 
advances in either frequency band to be of equal significance.
1.1.2 Status o f millimetre-wave automotive radar
Millimetre-wave systems have evolved to a considerable degree over the past two dec­
ades, driven mainly by military applications. Until recently, military spending has been 
declining, year upon year, and along with it so has the demand for specialised RF sys­
tems. As a result, the millimetre-wave industry has increasingly sought to apply its 
technology to commercial applications; examples being point-to-point communica­
tions links, point-to-multipoint distribution systems, and high precision industrial proc­
ess monitors [12]. With the expected demand for RTTT applications, particularly ACC 
and IVHS, the millimetre-wave industry is rapidly positioning itself to be the dominant 
player.
Since automotive radar is intended to be a product for the mass market, cost, 
physical size, reliability, and parts per million (PPM) failure rates are of the utmost 
importance. Traditional civil aviation radars and military radars are quite the opposite. 
They have large antennas and RF front-end hardware, emit substantial amounts of 
power, are extr emely expensive, and require ongoing maintenance. For this technology 
to be attractive to the average consumer, the cost of the radar unit must be slight in 
comparison to the overall price of the vehicle itself (100-200 USD), it must be small
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enough so as not to change the outward appearance of the car, and it must operate with­
out servicing for the vehicle’s lifetime [12]. As a result of these three driving forces, 
millimetie-wave frequencies in the 76-77 GHz band are well-suited to this application. 
In addition to the benefits outlined in Section 1.1.1, this frequency band has a short 
ffeespace wavelength of 4 mm. This means that the antenna and RF front-end har dware 
can be made very small and suitable for mass production. In terms of spectral usage, 
automotive radars are unlikely to interfere with other radio frequencies, as they are well 
above the congested microwave bands.
The use of 76-77 GHz for automotive radar* conceals another major advantage. 
At present, RF front-end circuits at these frequencies can be implemented using one of 
three techniques: conventional rectangular waveguide, hybrid integration technologies, 
or monolithic microwave integrated circuits (MMlCs). The first approach requires the 
least amount of innovation, because it is based on well-established technology. It 
employs a gallium  arsenide (GaAs) or indium  phospide (InP) Gunn diode in a 
waveguide cavity as a signal source, transm it and receive horn antennas, and 
waveguide mixers for intermediate frequency (IF) extraction. At present, and most 
likely well into the future, the required waveguide mounted or beam-leaded compo­
nents will remain expensive, due to labour* intensive assembly requirements. By com­
parison, the fully integrated MMIC radar promises dramatic cost reductions when it 
enters full scale production. The main advantage with an MMIC is that the entire RF 
front-end circuit, including antenna, can be fabricated on the same semiconductor sub­
strate, implying minimal post-production assembly. As processing yields and wafer 
diameters increase, the MMIC approach may assume the leading position amongst the 
other techniques. In the meantime, hybrid techniques offer the best compromise 
between the two previous approaches. They involve mounting discrete circuit elements 
on a single assembly. To reduce costs, the assembly itself must be cheap and simple to 
manufacture.
At present, the first generation automotive radar systems are based exclusively on 
hybrid techniques. Fully integrated radars, which are described in Section 1.2, are very 
much at the experimental stage and require further development to reduce costs and 
improve performance. One of the main attractions of the hybrid approach is the availa­
bility of relatively cheap and efficient waveguide mounted Gunn diode sources.
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Although expensive in comparison to the other components in the assembly, Gunn 
diodes are presently the most efficient means of generating RF power at 76-77 GHz.
Companies have developed a wide variety of different hybrid assemblies. For 
example. Philips Microwave has developed a novel metallised moulded plastic fin-line 
assembly that costs less than 5 pounds Stirling per unit [13]. This is often referred to as 
the split-block waveguide technique because the moulding is fabricated in two halves 
and glued together along with a central printed microstrip or slotline substrate to form 
the complete transceiver block. A similar technique is employed by DaimlerChrysler 
Aerospace [1]. By comparison, Mitel Semiconductor (formerly GEC-Plessey Semicon­
ductors) employs a surface mount technique consisting of microstrip on a low-loss 
quartz substrate [2,14]. Since quartz also has a low dielectric constant, all of the milh- 
metre-wave components (except for the Gunn diode source) can be defined using well- 
established photolithographic processes. This allows mixers, couplers, filters and 
printed antennas to be manufactured cheaply and with good reproducibility. Individual 
devices are mounted with thermocompression bonding equipment and standar d die col­
lets. Taking a slightly different approach, Fujitsu Ltd. have produced the smallest auto­
motive radar to date by using specially packaged flip-chip MMICs mounted on a 
ceramic substrate [15]. This technique involves depositing 20 jam high gold pillars on 
MMICs and then thermally bonding them to a 200 jam thick alumina package. Contact 
to the ceramic microstrip structures is made through 130 j-tm diameter through-holes 
filled with tungsten metal. Unlike Mitel’s approach, the microstrip on ceramic substrate 
is used only for guiding the signal, as all other circuit functions are implemented within 
the MMICs. Siemens AG also use flip-chip and thermo-bonding techniques, however 
the MMICs ar e mounted directly onto an alumina substrate, using gold solder bumps
[16]. Signal routing between MMICs is achieved using coplanar waveguide (CPW) 
transmission lines.
The issues of reduced cost and size also have a strong impact on the choice of 
antenna for automotive collision avoidance radar. Depending on the nature of the 
assembly, several options present themselves. For those manufacturers using split- 
block fin-line techniques or waveguide implementations, horn or Cassegrain antennas 
are used [17]. This is also true of some hybrid microstrip assemblies, but these require 
a microstrip to waveguide transition [18]. However, the majority of microstrip and 
CPW based assemblies use printed patch antennas with separate dielectric lenses for
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beam focusing [2,16,19,20]. For ACC, a simple narrow beamed, forward-looking, sen­
sor with a staling (i.e. fixed body) antenna is inadequate for practical purposes, because 
it would reduce the usefulness of the system to a single lane on a stiaight road. As a 
result, the system must have some sort of beam steering mechanism. One solution, 
adopted by CelsiusTech, is to use mechanical beam steering [17]. This is achieved 
using a Cassegrain antenna, having a parabolic polarisation sensitive subreflector and a 
polarisation twisting main reflector. This configuration permits the main reflector to 
move without degrading the shape of the beam.
In spite of its simplicity, mechanical beam steering is not the prefened approach 
to obtaining the required azimuthal coverage. Not only does it increase the size, weight 
and power consumption of the radar*, but it is also expensive. As a result, manufacturers 
of automotive radar have investigated numerous electronic beam steering approaches. 
The most popular of these is to use a broad-beamed antenna for transmitting and sev­
eral narrow-beamed antennas for* reception. The angular* coverage is obtained by 
switching between the separate receive antennas, using PIN diode-based electronic 
switches [2,19]. The switches themselves can be realised cheaply in integrated form 
[21] or as par t of the hybrid assembly [2]. The main disadvantage with this approach is 
the requirement for placing lossy switches in the main RF path. To avoid this. Epsilon 
Lambda Electronics Group [22] and DaimlerChrysler* Aerospace [23] use an amplitude 
monopulse technique. It operates on the principle that multiple overlapping radiation 
patterns can be added together in phase or* in anti-phase. For the simple case of two 
overlapping patter*ns, their sum will produce a narrow beam along boresight and their 
difference will produce a pair of narrow beams off boresight. This has the advantage 
that it can determine range and angular* infor*mation for all obstacles in its field-of-view 
at the same time [24]. Another* related technique, used by Toyota, is phase-comparison 
monopulse [25]. In this case, the radar* uses two broad-beamed fixed receive antennas 
with parallel boresight axes. By comparing the relative phase between the target echos 
(as measured by the two receive antennas) a measurement of the angle of ari*ival is 
obtained [20]. Frequency scanning has been demonstrated by Philips Microwave as yet 
another possible approach for beam steering [26]. In this example, the antenna is a ser­
pentine slotted waveguide an*ay. As the frequency is swept over a 750 MHz bandwidth, 
the relative phase between the slot array elements varies, giving an azimuthal coverage 
of 7.5°.
© Douglas S. McPherson Commercial-in-confidence
Several different modulation schemes are currently employed by automotive 
radar systems. Of these, the most widely used is frequency modulated carrier wave 
(FMCW) and its advantages are well documented in the literature [13]. FMCW radars 
operate by sweeping the frequency of the transmitted signal, while simultaneously 
beating it against the time-delayed target echo. The resulting IF signal has a frequency 
that is proportional to the distance of the vehicle ahead. The transceiver for FMCW 
radars can be realised in both homodyne and heterodyne forms. The former, which is 
regarded as the simplest and cheapest, is used by Mitel Semiconductor [2], Philips 
Microwave [13], Highway Information Technologies (HIT) Ltd. [27] and CelsiusTech
[17], among others. By comparison, heterodyne architectures introduce additional 
hardware complexity and are accordingly more expensive. Nevertheless, manufactur­
ers, such as Raytheon [19] and Fujitsu [28], consider its additional cost acceptable 
given its superior noise figure performance over that of the homodyne architecture.
Although FMCW is cuiTently the most frequently reported type of radar* modula­
tion scheme, several others types have also been investigated. Murata Manufacturing 
Co. Ltd. uses a pulsed-FM technique for its 60 GHz automotive radar [29]. This 
involves applying a frequency modulated (FM) pulse to a CW source and measuring 
the time delay between the leading edges of the transmitted and received pulses. North­
rop Grumman and Eaton Vorad Technologies employ a frequency shift keying (FSK) 
modulation scheme where measiuements of range are based on the difference in phase 
between the received Doppler signals of two or more transmitted tones [30,31]. At this 
time, there has been some (albeit limited) interest in phase-coded or* pseudo-noise 
radars. This includes a 61 GHz version by the Technical University of Munich [32], 
and 77 GHz designs by DaimlerChr*ysler Research Centre [33] and the Furukawa Elec­
tric Company [34]. The principle of these radars is to apply a pseudo-random binary 
phase sequence to the transmitted and received signals. The range is calculated from 
the time offset required to corTelate the target signal with a stored reference pattern. 
Pulse-Doppler* radars have also been frequently reported for automotive applications; 
principally for measuring an automobile’s own lateral and longitudinal velocity 
[20,35]. Unlike the previous radar architectures, Doppler sensors respond primarily to 
a target’s relative velocity. This adds complexity to both the IF and RF cir*cuitr*y, and as 
a result, they are considerably less popular* than FMCW sensors.
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1.2 Integrated M M IC radars
In spite of the success achieved by first generation hybrid automotive radais, significant 
volume production will only be possible if the front-end can be manufactured as a sin­
gle MMIC [36]. It is well known that the unit cost for an MMIC diops much more rap­
idly than an equivalent hybrid unit as the number of units increases [37]. This is 
particulaiiy true at millimetre-wave frequencies, where the short wavelength peimits 
large numbers of circuits to be fabricated on a single wafer. MMICs also have the 
advantages that they are more reproducible than hybrids, more reliable, smaller and 
lighter. The automotive and millimetre-wave industries aie well-aware of these advan­
tages and many have been developing MMIC radars in parallel with their hybrid 
designs. Compaied to the hybrid approach, single-chip MMIC radais have not yet real­
ised their full potential. The prohibitive costs of establishing large-scale millimetre- 
wave MMIC fabrication facilities, the relatively low yields and inferior RF perform­
ance of MMICs (compared to conventional technologies) have yet to be fully resolved. 
However, since the manufacture of MMICs in quantity is just under twenty years old, 
these shortcomings are to be expected.
1.2.1 Fabrication technologies
For W-band (75-110 GHz) MMIC applications, there aie several possible device tech­
nologies available. These can be divided into three different binary compound material 
systems; namely GaAs, InP and silicon germanium (SiGe). Compared to conventional 
silicon, these compound semiconductors have much higher carrier mobility. This per­
mits devices to operate at higher frequencies of oscillation, because the transport of 
caniers is much faster. In each material system, there are two transistor structures that 
can be employed: high electron mobility transistors (HEMT) and heterojunction bipo­
lar* transistors (HBT). These devices are realised using either* molecular beam epitaxy 
(MBE) or metal-organic chemical vapour* deposition (MOCVD) to produce heterojunc­
tions (lattice matched layers of semiconductor material having different band-gaps). In 
the case of the HEMT, a heterojunction is used to confine electrons to a 2-dimensional 
region. The effect of this confinement is to increase carrier mobility within the channel 
between the drain and the source of what is essentially a field effect transistor (FET) 
str ucture. For the ver*tically oriented HBT, a heterojunction serves to increase the emit­
ter injection efficiency independently of the ratio of the emitter-to-base doping. As a 
result, it is possible to increase the base doping without overly affecting emitter effi­
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ciency. The increase in base doping leads to a lower base resistance and consequently a 
higher maximum frequency of oscillation { / m a x '^ For HEMT devices, / max 
increases as the channel is reduced in length. This is because the carriers have less dis­
tance to travel. This reasoning has lead to considerable developments in photolitho­
graphic techniques, resulting in exceptionally short channel (or gate) lengths. The use 
of binary compound semiconductors, the refinement of MBE and MOCVD techniques, 
and the improvements in photolithography are tlie reasons why fully integrated auto­
motive radars appear feasible.
Of the thiee compound semiconductor material systems, GaAs is by fai* the most 
prominent and most developed. Manufacturers now routinely fabricate six-inch diame­
ter wafers with thousands of individual MMICs. It has also become the standard inte­
grated RF front-end technology for applications such as wireless local aiea networks 
(WLANs), local multipoint distribution services (LMDS), and commercial satellite 
communications [38]. For these reasons, the majority of cunent MMIC automotive 
radars at 77 GHz are realised using GaAs. Without exception, these GaAs radars use an 
AlGaAs/InGaAs pseudomorphic-HEMT (PHEMT) process, with gate lengths of the 
order of 0.1 to 0.2 \im. Such devices have been shown to have maximum frequencies of 
oscillation exceeding 200 GHz. There has also been some interest in InGaP/GaAs 
HBTs for automotive radar, owing to tliek superior l/f{ov flicker) noise performance. 
Unfortunately, with an about 100 GHz [39], they do not have sufficient gain
at 77 GHz at this time to be able to supplant the PHEMT.
A strong contender for the automotive collision avoidance application, InP-based 
devices have demonstrated the highest frequency performance of any integrated device 
to date. InAlAs/InGaAs/InP HEMTs have demonstrated an high as 600 GHz
[40] and have been used to design fundamental mode oscillators up to 213 GHz [41]. In 
addition to this superior high frequency performance, InP HEMTs are also recognised 
for their ultra low-noise properties [42]. InP HBTs, based on the InP/InGaAs hetero­
junction, are also showing considerable promise with values up to 170 GHz
[43]. Furthermore, they exhibit among the best ly^ noise of all the available monolithic 
millimetre-wave devices. Although these results are impressive, they are difficult to 
reproduce consistently, as the state of InP processing is not at the same level of devel­
opment as GaAs [44]. Reliability in InP technology also tends to be lower and cost is 
unlikely to ever surpass that of GaAs. Although there are some reported radars using
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InP MMICs, the level of integration has not reached that of GaAs, primarily due to 
yield and other fabrication issues.
SiGe based processing has also been proposed for applications at millimetre- 
wave frequencies. Although the SiGe HBT was initially intended to improve the per­
formance of the silicon bipolar* junction transistor* (BJT), considerable effort has been 
invested in demonstrating the feasibility of extending it further. Silicon millimetre- 
wave integrated circuits (SEMMWICs) on high resistivity silicon (HRS) substrates have 
demonstrated / max values as high as 160 GHz [45]. Although this may appear* rela­
tively modest compared to InP, SiGe technology has the potential to exploit the volume 
production capabilities of existing silicon fabrication facilities. Furthermore, it may 
also be possible to combine mixed digital and analogue functions on a single chip [46]. 
Before this becomes a reality, however, the costs associated with MBE and preparation 
of semi-insulating silicon substrates must be drastically reduced. At this time, SIMM- 
WIC radar s ar e only being investigated by the University of Munich, in collaboration 
with DaimlerChrysler*.
1.2.2 Volume manufacture, yield issues and cost
Monolithic integration of the automotive radar front-end is generally perceived as the 
best way to reduce overall manufacturing costs. This eliminates the expense of main­
taining a diverse arr ay of sources for components and dramatically reduces the require­
ments for* specialised assembly technicians and equipment. Once established, the 
MMIC foundry could produce hundreds of thousands of near-identical circuits, in 
much the same way as computer* chips are produced today. At millimetre-wave fre­
quencies, this vision has yet to materialise, and for good reason. Millimetre-wave 
MMICs ar e exceptionally complicated and ver*y tedious to manufacture. Fur*ther*mor*e, 
they use expensive materials with very awkward chemical and metallurgical properties. 
This means that a great deal of care must be taken to avoid contamination, to and from 
the environment. Accidental temperature swings can be equally destructive to the fabri­
cation process, by inducing unwanted metallurgical reactions.
The first major difficulty in producing devices with good high-frequency per­
formance is the formation of reproducible heterojunctions. From a purely technical 
standpoint, this can be done quite reliably and with good yield. However, growing 
upwards of twelve epitaxial layers using MBE or MOCVD techniques takes a consid­
erable amount of time and operator* experience. The equipment required is also very
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sensitive and highly susceptible to contamination. As a result, it must be purged regu­
larly. This over-dependence on operator skill and involvement imposes a limit on the 
number of wafers that can be processed.
High-resolution photolithography is another major issue in the manufacture of 
millimetre-wave MMICs, as it is critical for defining the gates of metal-semiconductor 
FET (MESFET) and HEMT devices. At present, there aie two classes of gate stincture. 
For very fast devices (i.e. ones that can support fundamental mode oscillations at W- 
band), the cross-section of the gate is shaped tike a T or mushroom and is of the order 
of 0.1 to 0.15 jam long at its Schottky contact. The purpose of this shape is to minimise 
the carrier transit time, while maintaining a relatively low gate resistance. The defini­
tion of the gate is achieved by exposing a multilayered stack of photoresist with a pre­
cisely focused electron (E-) beam. Once the gate resist has been patterned in this way, 
the gate metallisation is applied. Defining the T-gate requires a significant number of 
process steps and takes a considerable amount of expertise. Since the structure is so 
small and delicate, it is also very susceptible to damage and consequently yields aie 
relatively low. By compaiison, transistors based on a 0.25 |im long pyramidal shaped 
gate are much simpler to manufacture -  although they still require E-beam lithography. 
They are also more robust and have higher yields. However, tlie resulting devices have 
values of ^ that aie too small for them to be used as fundamental mode oscillators 
at W-band.
From a cost point of view, short gate-length stinctures absorb a considerable 
amount of time and processing effort. The E-beam must be scanned line-by-line across 
an entire wafer. Compared to the silicon industiy, where large area exposure techniques 
are used. E-beam lithography is extiemely slow. For example, using an ultra-violet 
(UV) optical stepper, it is quite plausible to expose as many as 50 wafers/hour. The 
highest rate for E-beam lithogmphy is perhaps 3-4 wafers/hour [47]. To increase this 
throughput, efforts to develop 0.25 jim UV and 0.1 jim X-ray steppers are underway. 
Ultimately, these will be essential for large-scale volume manufacture [48].
At present, the fundamental technology for manufactuiing millimetre-wave inte­
grated automotive radars is in place. However, the relatively low yields and the 
demands for skilled processing indicates that the economic benefits of volume manu­
facture have yet to be fully realised. This will no doubt remain the case until such time 
as the equipment and processes become more stable and require less involvement on
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the part of operating technicians. Nevertheless, most of the companies involved remain 
highly optimistic.
1.2.3 W-band RF signal sources
As discussed in Section 1.1.2, tr aditional sources of RF power in automotive millime­
tre-wave applications are cavity stabilised Gunn diodes. They remain popular because 
they offer the best compromise between output power and cost, and also have good 
phase noise performance. The latter criterion is particularly important for homodyne 
systems, because as the RF source phase noise increases, the noise spectrum of strong 
target echos will tend to mask weaker ones. It also limits the radar’s ability to distin­
guish closely spaced targets.
Due to their specific manufacturing requirements, Gunn diodes cannot be inte- 
giated with other circuit functions to foim single-chip MMICs. For this reason, alterna­
tive transistor-based source schemes must be employed. Table 1.4 presents a 
comparison of the competing approaches. Since the work in this area is continually 
ongoing, it is not possible to make a complete compaiison, because results for every 
type of source are not available. High-frequency InP and SiGe transistor oscillators, for 
example, are very much in the early stages of development.
As mentioned previously, GaAs and InP cavity stabilised diode-based oscillators 
have been the workhorse for the first generation of hybrid automotive radars. A Gunn 
diode is a transfened electron device (TED) that is made from bulk n-type semiconduc­
tor. When the electric field across the device exceeds a given threshold, the electrons 
are transferred from the main conduction band to higher energy satellite valleys. This 
gives rise to a negative resistance that leads to high-frequency oscillations. Gunn 
diodes can be made to operate in either the fundamental mode or in higher order modes 
-  although usually it is the second [47]. GaAs devices are typically designed to operate 
at the second harmonic, whereas InP diodes are more likely to be designed for the fun­
damental mode.
For the most part, cavity stabilised diode-based oscillators aie the gold standard 
for equivalent transistor-based oscillators. Given their maturity, GaAs-FET based oscil­
lators represent the most economically viable integrated replacements. The least pref­
erable of these is the 0.25 jim gate length, 400 jim gate width GaAs power MESFET. 
With reduced electron mobility compaied to the PHEMT, it only just oscillates at 38.25 
GHz. To achieve 77 GHz, the oscillator output must be heavily amplified and fre-
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Table 1.4: Comparison of W-band RF signal sources.
Type Pout Phase noise Comments
GaAs Gunn 
(2nd harmonic) [47]
50 mW -80 dBc/Hz 
@ 100 KHz
Cavity stabilised and inefficient
InP Gunn 
(fundamental) [5]
100 mW -85 dBc/Hz 
@ 100 KHz
Cavity stabilised and expensive
GaAs MESFET (X2) 0.25 
[im gate length [18,47]
40 mW -63 dBc/Hz 
@ 100 KHz
38.25 GHz dielectric resonator oscilla­
tor, doubled to 76.5 GHz, amplified by 
13 dB
GaAs PHEMT (x4) 0.25 
|rm gate length [49]
13 mW -62 dBc/Hz 
@ 100 KHz
19.1 GHz dielectric resonator oscillator, 
quadrupled to 76.5 GHz, amplified
GaAs PHEMT (fund.) 0.1 Jim gate length 
[50]
5 mW -80 dBc/Hz 
@ 1 MHz
76,5 GHz free-running oscillator, 
includes 2-stage buffer amplifier
GaAs HBT (fund.) 
[51]
0.13 mW -80 dBc/Hz 
@ 1 MHz
80 GHz free-running oscillator using 
1.5 X 5 Jim emitter
GaAs HBT (x4) 
[52]
2 niW -92 dBc/Hz 
@ 1 MHz
23.5 GHz free-running oscillator, quad- 
nipled to 94 GHz using 0.1 jim 
PHEMTs
InP HEMT (fund.) 
[53]
1.2 mW No data 
available
76.8 GHz free-running oscillator 
0.1 Jim, 2 X 18 Jim HEMT
InP HBT (fund.) 
[54]
0.5 mW -78 dBc/Hz 
@ 100 KHz
77.6 GHz - Phase noise from 62 GHz 
design [55]
SiGe HBT/IMPATT 
diode [56]
2mW No data 
available
77 GHz IMPATT diode sub-harmoni- 
cally injection locked by 25.5 GHz 
HBT
quency multiplied [18J. This gives exti’emely low efficiency and degrades an already 
poor phase noise performance. By changing to a multiplied 0.25 pm  gate length 
AlGaAs/InGaAs PHEMT, the increased available gain will improve the efficiency, but 
the phase noise will remain just as poor (-62 dBc/Hz at 100 kHz off cairier). Nonethe­
less, the designers rightly claim that these results are among the best obtainable for a 
GaAs PHEMT oscillator [49]. For any significant improvement over these results, a 
0.1-0.15 pm gate lengtli PHEMT based oscillator must be used. Only with such a short 
gate length is fundamental oscillation at 77 GHz possible. Although removing the mul­
tiplier and amplifier chains will improve efficiency considerably, the expected phase 
noise remains poor with -80 dBc/Hz at 1 MHz off caixier [50]. Furthermore, the switch 
from 0.25 pm to 0.1 pm gate length technology increases fabrication time and lowers 
yields.
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Recognising the inherent limitations of the AlGaAs/InGaAs PHEMT, some 
designers have elected to use the HBT as the RF source. This follows from the fact that 
HBTs generally have lower 1 //noise. Although a fundamental mode AlGaAs HBT 
oscillator has been demonstrated, its reported output power of 0.13 mW is quite poor 
and its phase noise performance is no better than an equivalent PHEMT device [51]. A 
much more successful approach is to combine HBTs and PHEMTs in a multiplied 
solution. On this basis, a hybrid HBT-PHEMT somce module has been devised and it 
does indeed have improved phase-noise performance (-92 dBc/Hz at 1 MHz off carrier) 
[52]. However, it is as inefficient as the fr equency multiplied PHEMT source and can­
not be manufactured as a single chip at present.
Fundamental HEMT oscillators using InP have the potential for improved per­
formance, compaied to GaAs, because of their superior phase noise chaiacteristics. 
Unfortunately, there exists no published data at this time to support this assertion at 
either 77 GHz or 94 GHz. The only results available are for a 0.1 jim InAlAs/InGaAs 
HEMT with two 18 jim wide fingers and these aie considered dated [53]. Since the 
device is quite small, the reported output power is justifiably low at 1.2 mW. Funda­
mental mode InAlAs/InGaAs HBT oscillators have also been designed for 77 GHz. 
One such example exhibits 0.5 mW output power without any additional amplification 
[54]. Based on a similar design at 62 GHz the phase noise can be expected to be of the 
order of -78 dBc/Hz at 100 KHz off carrier [55]. Processing yields notwithstanding, the 
InP HBT appears to be the ideal replacement for the traditional cavity stabilised GaAs 
Gunn diode.
SiGe is another alternative to GaAs for developing millimetre-wave sources with 
good phase noise behaviour. At present, the only example of this approach is based on 
a subharmonically injection-locked impact avalanche transit-time (IMPATT) diode, 
where the tunable reference oscillator is based on a Si/SiGe HBT [56]. This unique 
arrangement holds much promise because it exploits both the ultra-low 1>^  noise prop­
erties of the SiGe HBT and the potentially high output power of the IMPATT diode.
The RF source is recognised as one of the key issues to unlocking the potential 
for high volume manufacture of MMIC automotive radars. At this time, investigators 
have examined a variety of different technologies and approaches to overcome the 
problem. However, if these efforts are compared to existing Gurm diode-based sources, 
it is apparent that considerable work remains to be done.
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1.2.4 Current status o f integrated radar
Assuming that the volume production issues described in Section 1.2.2 can be 
resolved, a fully developed MMIC front-end solution offers considerable advantages 
over cunent hybrid techniques. In addition to consolidating the manufacturing process, 
MMICs do not require interconnections between individual circuits, have minimal 
assembly costs and require no post-production tuning.
At present, there are approximately 20 major organisations closely associated 
with the design and fabrication of millimetie-wave MMICs for radar applications. Of 
these, a considerable number are companies associated with the defence industry such 
as: Raytheon, TRW, DaimlerChrysler, Thomson-CSF and H E Microwave. Given their 
extensive experience in manufactuiing high-frequency MMICs for military radai’, elec- 
ti'onic warfare and communications applications, they ar e well-positioned to exploit the 
anticipated demand for commercial radar units. The military companies are also joined 
by an array of millimetre-wave component companies such as Millitech, Alpha Indus­
tries, Mitsubishi, NEC, Fujitsu, Denso, HIT Ltd, Infineon and M/A-COM. These, in 
turn, are supported through contracts and investment by virtually all of the major auto­
motive companies.
Table 1.5 gives a brief overview of the state-of-the-art MMIC chipsets for inte­
grated radars. This comparison includes radars for use at both 77 GHz and 94 GHz, 
although strictly speaking, the latter types are not exclusively for automotive collision 
avoidance. Nonetheless, they ar e designed and fabricated according to the same princi­
ples as the chipsets intended for 77 GHz. Of the five MMIC radar chipsets presented in 
Table 1.5, only those of TRW (Redondo Beach, California) and the Fraunhofer Insti­
tute for Applied Solid State Physics, IFA (Freiburg, Germany) are based on a single­
chip approach. By comparison, the MMIC radars produced by Nippon Electric Com­
pany (NEC), Infineon and United Monolithic Semiconductors UMS (a joint foundry to 
DaimlerChrysler and Thomson CSF) consist of individual multifunctional chips.
In all five cases, the radars employ short gate-length AlGaAs/InGaAs dual heter­
ojunction PHEMTs as the active devices. Although InP InAlAs/InGaAs HEMT 
devices are faster and have superior noise performance, they cannot compete with 
GaAs at this time because the processing yield is too low, and therefore, the costs too 
high. The five MMIC radars are also all based on a common homodyne FMCW (or 
FSK) architecture, because it is simple and requires relatively few components. The
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Table 1.5: State-of-the-art MMIC radars.
Infineon
[57]
NEC
[58]
UMS
[59]
TRW
[60]
IFA
[61]
Fre­
quency
77 GHz 77 GHz 77 GHz 94 GHz 94 GHz
Process GaAs GaAs GaAs GaAs GaAs
Devices 0.12 pm 
PHEMT
0.18 pm 
PHEMT
0.25 pm & 
0.135 pm 
PHEMT
0.1 pm 
PHEMT
0.15 pm 
PHEMT
Medium CPW Microstrip Microstrip Microstrip CPW
RF source Fundamental Doubled Quadrupled Fundamental Fundamental
Mode FMCW FMCW FSK FMCW FMCW
Output
power
8 mW 10 mW 10 mW 10 mW 10 mW
Chipset #1: VCO 
#2: TX/RX 
#3: HMIX
#1:TX 
#2: RX 
(no osc.)
#1: VCO 
#2;TX 
#3: REF OSC 
#4:RX
Completely
integrated
single-chip
Completely
integrated
single-chip
Chip area #1; 2 x 2  mm  ^
#2: 2 X 3 m m ^  
#3: 1 x 2  mm^
#1: 0.8x2.05  
m m ^
#2: 0.8 X  1.7 
mm^
Total: 15 mm^ 3.9 X  6.9 mnF 2 x 4  mnF
VCO = Voltage controlled oscillator, OSC=Oscillator, TX = Transmitter, RX = Receiver, REF 
Reference, HMIX = Harmonic mixer.
transmission line medium varies between the radars, as some use microstrip and others 
use CPW. For microstrip-based radars, additional wafer thinning and thi'ough-wafer 
processing steps (via holes) are required to make contact with the ground plane. 
Although it results in transmission lines witli lower loss, and a lower propensity to 
muM-moding, it adds additional processing expense and lowers yields. By comparison, 
CPW-based radars are cheaper and easier to manufacture. However, the CPW medium 
is often lossier and special care must be taken to avoid inducing slotline and par allel 
plate modes in the waveguiding stmctures [62].
Among the radars presented, there are three different source schemes employed. 
TRW, IFA and Infineon have all elected to use a fundamental mode oscillator and 
report phase noise performance of the order of -80 dBc/Hz at 1 MHz off carrier. At 
UMS, the source is a 38.25 GHz frequency doubled voltage controlled oscillator
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(VCO) that is stabilised using a 37.95 GHz dielectric resonator oscillator (DRO). Both 
modules are fabricated using a cheaper 0.25 |im  PHEMT process. The source output is 
then amplified and doubled to 76.5 GHz using a 0.135 pm-based PHEMT process. The 
overall phase noise performance of the transmitter is -62  dBc/Hz at 100 kHz off car­
rier. The NEC chipset uses an unspecified non-MMIC 38.25 GHz source that is fre­
quency doubled in the transmitter and used to drive a subharmonic mixer in the 
receiver.
The MMIC radar front-ends presented here represent the most widely reported 
implementation and have the highest level of integration. Other prominent companies, 
(e.g. Raytheon, Millitech and Alpha-industries) aie also developing similai* chipsets, 
but they have yet to publish detailed descriptions of theh work. The research efforts in 
this area are also progiessing at an astonishingly fast rate. Every year, there are literally 
hundreds of articles published on MMIC-based automotive radars, components and 
technology.
1.2.5 Target system specifications
At present, there exists no definitive set of specifications for ACC systems as a whole, 
let alone for those based on MMIC technology. These systems are in the veiy early 
stages of commercial development, and manufacturers have yet to establish an optimal 
set of trade-offs between performance, reliability, PPM failure rates and cost. With 
time and effort, the enormous potential of MMIC technology should soon become 
available and something approaching a standard specification will emerge. Ideally, it 
should resemble the data presented in Table 1.6.
The operating frequency of the radai” is chosen to be 76-77 GHz, consistent with 
the worldwide automotive sensor-frequency allocation. In addition to its primary 
advantages of low spectial congestion and short wavelength, this frequency band uti­
lises virtually the same front-end technology as the 94.7-95.7 GHz band. In other 
words, techniques developed for 77 GHz could be applied to 94 GHz without difficulty. 
Whatever the frequency, the ACC system must be able to control the speed of the vehi­
cle from a complete standstill to a maximum cruising speed of about 160 km/h. This 
accommodates both the stop-start conditions of an urban setting and the steady flow of 
traffic on a high-speed motorway [14]. For a vehicle travelling at the maximum speed 
to stop successfully before a stationary obstacle in adverse conditions, the radar should 
be able to detect all vehicles in a forward zone extending for 200 m in clear, dry
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Table 1.6: Target ACC system specification.
Characteristic Value
Operating frequency 76-77 GHz
Maximum Relative Speed 160 km/h
Maximum Range 200 m
Radiated output power 40 mW
RF source phase noise -80 dBc/Hz @ 100 kHz
Resolution 0.5 m
Peak Frequency Deviation 350 MHz
Receiver Noise Figure 10 dB
Beamwidth 2.2°
Field of View (Azimuth) 9°
Field of View (Elevation) 3°
Azimuth Angle Accuracy 0.2°
Size 1200 cnP
Total power consumption 3W
Voltage 12 V
PPM failure rate 10
Cost 200 USD
w eather [12,14,17]. Based on the test results for an ACC sensor developed at 
Raytheon, it is reasonable to conclude that 2.5 mW of radiated output power is suffi­
cient to detect and track targets up to a range of 100 m [19]. To achieve the specifica­
tion of 200 m involves a doubling in range, and consequently, a sixteen-fold increase in 
radiated power. Unless some benefits can be obtained from signal processing or from 
other system trade-offs, the requirement to radiate at least 40 mW may limit the MMIC 
approach.
With the exception of an RF source having a phase-noise level of -80 dBc/Hz at 
100 kHz off-carrier, most of the other specifications in Table 1.6 are far less difficult to 
achieve. They all relate to aspects of the system’s design for which manufacturable 
solutions have been found. For example, testing of ACC prototypes indicates that a 
range resolution of 0.5 m is possible using an RF source with the aforementioned 
phase-noise performance and a 350 MHz signalling bandwidth [19,60]. Although this 
value is more optimistic than the rule of thumb stated in Section 1.1.1, it can be
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attained using conventional DSP electronics. In terms of receiver noise figure, a rela­
tively modest value of 10 dB is considered sufficient to distinguish most targets includ­
ing motorcycles and pedestrians [63]. By reducing losses and noise contributions in the 
receiver beyond the stated specification, it may even be possible to back-off the output 
power requirement and still obtain a maximum detection range of 200 m.
In order to accommodate all vehicle types and expected weather conditions on 
motorways, there is a general consensus that the radar should have a field of view that 
is at least 3 degrees in elevation and 9 degrees in azimuth [4]. If the azimuthal compo­
nent is subdivided into 4 separate beams, an angle accuracy of 0.2 degrees is possible 
with appropriate signal processing and antennas of the order of 100 mm in size [63]. 
Obviously, the antenna for an MMIC radai' cannot be this big. The dimensions, in this 
case, apply to either a lens or reflector. When fully assembled, the antenna, RF front- 
end, and baseband electronics should fit into a housing no more than 1200 cm^, have a 
PPM failure rate of less than 10, and should consume no more than 3 W of power using 
a 12 V supply voltage.
In terms of cost, manufacturers agree that the complete radar unit should be 
about 200 USD. This includes the antenna or lens, RF front-end, signal processing cir­
cuits, housing, and assembly cost, and assumes a production number of about 100,000 
per year [12]. Once the volume production issues associated with millimetre-wave 
MMICs are resolved, it is predicted that they could be produced for approximately 4 
USD/mm^ [18]. If the total chip area for the RF front-end is 20 mm^, it would account 
for about 80 USD of the total cost. This leaves 120 USD, of which the majority is likely 
to be absorbed in final assembly and testing.
Noticeably absent from Table 1.6 is an entry specifying the modulating wave­
form. Since manufacturers have dismissed non-FMCW/FSK radai's as being too com­
plicated, there has been little effort to investigate alternatives. However, it may turn out 
that the taiget transmit power requirement is too high for an MMIC solution. If this is 
the case, such alternatives may become necessary in order to offset the power require­
ments with greater processing gain. Unfortunately, it is too early to recommend any 
particular modulation format at this time.
1.3 Research objectives
From the preceding sections, it should be quite clear* that W-band automotive collision 
avoidance radar* is the subject of intense research and development efforts. Over the
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past thirty years, it has evolved from a theoretical curiosity into a consumer product 
just entering limited volume production. In order to increase production levels and 
reduce costs, it has been shown that there is a strong case for developing the second 
generation of W-band radars using the latest MMIC technology. In an effort to antici­
pate this outcome and to remain precompetitive, the contribution of this PhD resear ch 
is intended to benefit mainly MMIC radar implementations. Although this might 
appear somewhat limiting at first, this PhD endeavours to show that the integrated radar* 
has the potential for an unprecedented level of versatility in addition to its acknowl­
edged cost and conventional performance benefits.
The first major issue associated with MMIC automotive radars is that of modula­
tion format. Of the curr ently reported MMIC radar s, all of them use FMCW or FSK, on 
account of the fact that both are simple to implement. By comparison, phase-coded 
radar is avoided because it is deemed to be too difficult to realise in MMIC form. This 
is most unfortunate because, as a modulation format, it offers some far-reaching advan­
tages over FMCW or FSK, For example, it requires the least amount of tr ansmit power, 
operates very well in a spectrally congested environment and has the potential for very 
high resolution [14]. Moreover, phase-coding can also be used as an angular discrimi­
nation mechanism, to avoid any mechanical scanning requirements. In view of these 
benefits, several non-MMIC phase-coded radar s have been developed for the automo­
tive application and they appear very promising [32-34], It would be highly desirable to 
replicate this approach using MMIC technology and without sacrificing its low cost 
benefits. This challenge forms one of the major cornerstones of this PhD.
By modifying any of the current integrated radars to include a pair of W-band 
vector modulators, phase-coded radar is easily realisable in MMIC technology. The 
advent of vector modulators for W-band radar also raises new opportunities for innova­
tion. Theoretically, it is possible to generate and detect any arbitrary phase/amplitude 
modulated waveform. Using fast baseband waveform generators and digital signal 
processing (DSP) at the receiver, the signalling format can be adapted without requir­
ing any reconfiguration of the front-end hardware. This “software radar” concept offers 
considerable advantages, as the automotive radar* conditions can change dramatically 
with variations in traffic volume, weatlier and roadside clutter. By adapting the signal­
ling waveform to suit the operational environment, the radar* performance has the 
potential for significant improvement. Since the modulation format can be entirely
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arbitrary, the introduction of vector modulators does not necessarily preclude the use of 
FMCW, if it is called for. There has also been interest in dual-mode systems that can 
switch between radar and inter-vehicle or roadside-vehicle communications applica­
tions [64]. For example, the system could operate in both a software radar mode, in 
which it would measure the distance to a leading vehicle, and in a software communi­
cation mode, in which it would exchange data with the vehicle ahead or a road-side 
beacon. The vector modulator is ideally suited to such multifunctional applications.
In addition to the principal objective of demonstrating the benefits and uses of 
MMIC vector modulators for software radai*, several other investigations have been 
carried out as pait of this PhD. The aim of these activities is to illustrate design tech­
niques and performance for a variety of MMIC components that are essential to the 
realisation of software-controlled milfimetie-wave radar*. The most important of these 
components is undeniably the W-band vector modulator. To this end, a detailed evalua­
tion of passive I-Q  reflection-type vector modulators has been undertaken. This 
includes thr ee different topologies, of which two are new, and uses both microstrip and 
CPW transmission line media. Although there are numerous other types of vector mod­
ulators, ones based on passive reflection-type structures appear to be the most suitable 
for W-band applications. To appreciate their* advantages and limitations, a generalised 
theoretical analysis of the three reflection-type topologies is presented. This is the first 
time that such an analysis has been presented without assuming idealised components.
To complete the assessment of the softwar e radar concept, the final objective of 
this PhD is to investigate the most recent MMIC designs for integrated radar. This 
involves an evaluation of active circulators, frequency sources, three-terminal mixers 
and amplifiers. For* each of these circuit types, the latest developments are reviewed 
and design examples are presented. The examples are intended to be assessed both for 
their* individual merits and for their suitability as components of an integrated software 
radar*. The work culminates with three multifunctional MMICs that, together, illustrate 
all of the essential design considerations for a complete integr ated software radar.
In summar-y, there are two interdependent objectives for this PhD. The first one is 
to introduce the concept of software radar* and to establish its benefits for W-band auto­
motive collision avoidance radar. The second one is to design a set of MMIC compo­
nents that can support its realisation.
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1.4 Report outline
This PhD thesis is divided into 7 chapters. Chapter 2 begins with a brief examination of 
the radar techniques currently employed in automotive radars. Although these have 
been reviewed in summary form in the preceding sections, Chapter 2 aims to supply 
further background material. From this starting point, additional sections are included 
to build up the underlying principles and advantages of the software radar concept. 
Chapter 2 also lays out the proposed radar transceiver and presents a link budget calcu­
lation that is used as a guide for subsequent MMIC component design. Chapter 3 is 
also a background chapter and is intended to provide a brief overview of the simulation 
tools, models, instruments and measurement techniques that are required for the design 
and testing of W-band MMICs. Chapter 4 begins with a review of vector modulator 
principles and then proceeds to introduce three specific topologies. For each one, a 
detailed analysis and simulations are presented. The chapter concludes with a series of 
fully implemented designs and measurements, based on the newly established princi­
ples. This also includes the measurements of a 110 GHz vector modulator that is 
intended for future software transceiver applications at the edge of D-band (110-140 
GHz). Chapter 5 is a stand-alone chapter that presents the design, implementation and 
testing of a frequency tripled W-band RF source scheme. Chapter 6 contains an exten­
sive investigation of current integrated radar circuit design techniques, topologies and 
trends. It includes implemented design examples for most of the chcuit types in current 
integrated radars and several examples of a more speculative natirre. Selected compo­
nents from the chapter are then integr ated with two of the vector modulators of Chapter 
4 to form a complete transmitter chip, receiver chip and radar transceiver. The essential 
purpose of chapter 6 is to provide the implementation details required for the software 
radar concepts introduced previously. Completing the design and implementation of an 
entire automotive radar is by no means the intent of the work documented in this thesis. 
Such an endeavour would require a more extensive investigation into baseband signal 
processing, unfettered access to an industrial foundry, and consideration of packaging 
and antenna issues. Chapter 7 summarises the work on the software radar* concept, sug­
gests fiuther avenues of investigation, and re-iterates the achievements of this PhD. It 
also presents a technology roadmap that plots the evolution of MMIC software radar 
from present day hybrid production models.
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1.5 Research contribution
This PhD represents a distinct contribution to the area of millimetre-wave automotive 
collision avoidance radar. It also adds to current knowledge in remote sensing, wireless 
communications, millimetr e-wave measurement techniques, and MMIC circuit design. 
Table 1.7 presents a complete list of all of the contr ibutions made in this work.
Table 1.7: Thesis research contributions.
Contribution RelevantSections
Presents a complete ovemew of current ACC radar transceiver technology, 
including past, present, and future trends
1.1,1.2,2.2
Introduces the term software radar, shows how it can adapt to any of the cur­
rent radar operating modes, and supplies a link budget calculation
2.3,2.4
Proposes a novel architecture for a fast, low-power baseband waveform gener­
ator based on conventional personal computer components
2.4.2
Extracts the parameters for a nonlinear FET model over a 45 MHz to 120 
GHz bandwidth using a commercial package called TOPAS^ ^^
3.4
Exposes the limitations of commercial circuit simulator packages when used 
to predict the performance of complex passive structures at W-band
3.3.2, 4.3.2, 
4.3.3
Includes the first measurements and practical discussion of CPW Lange cou­
plers operating at 77 GHz
4.3.2
Implements tlie first CPW rat-race and branch-line couplers with shunt-tuning 
stubs to achieve improved performance
4.4.1,4.4.2
Defines the term maximum circle insertion loss, the first measurement of vec­
tor modulator performance that can be assessed objectively
4.2.2
Calculates and compares the upper insertion loss bounds for all vector modu­
lator topologies having four or fewer channels
4.2
Establishes a new, more descriptive naming convention for 1—Q reflection- 
type vector modulators
4.1
Analyses three 1—Q reflection-type vector modulator topologies in such a way 
tliat all sources of distortion are taken into consideration
4.3, 4.4,4.5
Investigates two new 1—Q reflection-type vector modulator topologies that are 
much more compact than current designs
4.4,4.5
Provides an automated measurement technique that simplifies the characteri­
sation of vector modulators and exposes their underlying behaviour
4.6.1
Evaluates the first actively multiplied RF source based on a class-AB parallel- 
feedback tripler
5.3, 5.4, 5.5
Consolidates much of the existing research on MMIC radar components, and 
singles out key circuit types for fiirther investigation
6.3,6.4,6.5, 
6.6
Implements the first multifunctional millimetre-wave MMICs that integrate 
1—Q vector modulators with conventional Iront-end circuit functions
6.7
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CHAPTER 2: Radar design
2.1 Introduction
Radai* was first developed as a military tool to detect and track hostile aircraft and sub­
marines during World War II. It operates on the principle of transmitting a signal to a 
target and processing the retiuiied signal to obtain measurements of range, velocity and 
possibly acceleration. By combining this information with the antenna’s known orien­
tation, it is then possible to ascertain the target’s position and course. Automotive colli­
sion avoidance radars are based on exactly the same underlying principles. However, 
due to cost constraints, they cannot be too sophisticated. The first mass produced auto­
motive radar, the T-200 system by VORAD Safety Systems Inc., was put into service in 
1993 and is a good example of design simplicity. It is a fixed, forward-looking, sensor 
that does not provide any angular discrimination or elevation information. As an early 
first generation system, deployed on 1,700 Greyhound coaches, it has nonetheless 
proven its effectiveness. The reported accident rate among the fleet was reduced by 
25% in its first year of operation [31].
The radars now being intr oduced to the luxury car market are intended for ACC 
systems. For this application, the radar sensor requires a sharp antenna beam pattern in 
azimuth, a range of at least 200 m and scanning capabilities to discriminate targets on 
different lanes ahead. With these attributes, the radai’ can track several targets at a time 
and can maintain a safe distance fiom the car* immediately ahead (even around bends in 
the road). ACC systems are the cunent priority for the automotive industry and are 
being thoroughly investigated using both hybrid and monolithic technologies. This is 
also the application for* which the proposed new software radar* architecture is intended.
Looking beyond ACC, the ultimate aim of the automotive and millimetr e-wave 
industr y is to develop a full Obstacle War*ning Radar* (OWR). Using very high gain 
antennas having scanning ability in both elevation and azimuth, such a system will be 
able to generate a complete radar* map of the scene ahead. It will also be able to identify 
target types from trucks right down to pedestrians and guard rails. When this data is 
combined with video information, image processing and a suitable man-machine-inter- 
face, full co-operative driving will become viable. Although the new softwar e ar chitec­
ture could find useful applications in OWR, it is beyond the scope of this research 
programme. Hencefor*th, the emphasis will be on ACC only.
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The intention of this chapter is to review the fundamental aspects of radar as they 
apply to current or proposed ACC systems. Based on this starting point, a novel soft­
ware radar concept is then proposed. Using direct-caiiier modulation techniques in 
both the transmitter and the receiver, it will be shown that such a radar architecture can 
be used to implement any one of the conventional ACC architectures without requiring 
any hardware modifications. As part of this review, a full RF and DC budget analysis of 
the radar architecture is presented.
2.2 Fundamental aspects of current ACC systems
Of the current or proposed ACC systems, there are several competing approaches for 
both modulation format and electronic beam steering. In terms of the former, there are 
three different types of modulation format that are either employed or proposed: 
FMCW, FSK and phase-coded (or PSK for phase-shift keying). Having said this, the 
grand majority of cuixent designs are based on FMCW, due to its inherent simplicity. 
Although issues relating to antenna subsystems are beyond the scope of this PhD, the 
choice of scanning technique does have implications on the front-end RF hardware. 
Because of these impfications, it is necessary to briefly examine the requirements for 
current switched antenna scanning, amplitude monopulse and phase-comparison 
monopulse. This is by no means an exhaustive list of electronic beam steering 
approaches, but it does cover all those that appeal* viable for the emerging generation of 
low-cost ACC systems.
2.2.1 FM CW  radar
Homodyne FMCW is the most commonly employed radar modulation technique for 
ACC systems. The basic principle of FMCW radais is to transmit a signal having a pre­
determined time-varying fr equency. If the signal reflected from the taiget is mixed with 
the source signal, the resulting difference frequency at the IF output will be related to 
the range and velocity of the target in a known way. For absolute simplicity, most ACC 
systems use a linearly swept VCO as a source. In this case, the range and velocity 
information are directly proportional to the IF frequency. This aiiangement is shown in 
Figure 2.1. A linear variation of fr equency with time is often referred to as a chhp.
What follows is a detailed analysis of the linear FMCW radar that takes into 
account Doppler shift and second-order effects. Furthei*more, it accommodates the cou­
pling of RF source power to the receiver mixer, transmission loss and the receiver
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Figure 2*1 Block diagi'ara of a basic homodyne FMCW radai'.
mixer’s conversion loss. From Figme 2.1, the RF source is frequency modulated with a 
lineal' ramp
/ ( 0  = /o  + ^ (2 .1)
Where \x is the ramp rate in rad/s^ and /q  is the transmitter frequency at time t -  0. If 
the frequency of a source varies linearly with time, this means that its instantaneous 
phase must vai'y quadratically with time, because frequency is the derivative of phase.
~ I (Oq^  + ~  h
(2.2)
If the initial phase (j)o is assumed to be zero at r = 0 , then the instantaneous value of 
the transmitted signal Vj-xO) following the power amphfier (PA) is
2
= a/1 “  CySRC COS^ COq? + (2.3)
In this expression, the maximum voltage amplitude of the transmitted signal is 
expressed as a fraction of the peak RF voltage of the source, . This takes into 
consideration the poi'tion of the source power that is coupled into the receiver’s mixer. 
The power coupling ratio is given by the term C, as follows:
P.C = REF
^SRC (2.4)
After the signal is tiansmitted, an echo from the target v^xO)  is received some time T 
later. It assumes the form
~ V^a/1 “  SRC cos^C0q(? — t )  + (2.5)
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The multiplicative term a  in (2.5) accounts for the power lost in transmission and can 
be calculated from the well known radai' range equation [24]. To obtain the IF signal, 
the echo must be mixed with the reference signal that is given by
~ cos^ CÜQf + (2.6)
When equation (2.5) is mixed with (2.6), the unfiltered response is as follows:
= VÔÿCVl -  + !y jc O sL Q (( -  T) +
2
= ^VocyCVl -  C v I j^ c cosj^cagT + i x n - ^ j
+  c o s  ~  (O Q t — ^  COS ( 2 q ) q ? )
2
— sin^p.? ~ COqT "  p^T + sin(2 c0 q )^
Where an additional multiphcative term y is inserted to account for the combined tians- 
mission response of the low-noise amplifier (LNA) and mixer in the receiver chain. If 
this signal is then low-pass filtered (LPF), the two higher order terms in (2.7) are 
removed leaving the final desired IF signal
-VôcÿcVl-CV^^c cosfoQi: + \ i n  -  (2 .8)
The key paiameter in (2.8) is the round-tiip flight time of the tiansmitted signal. Since 
the signal travels at the speed of light c, it is directly proportional to the instantaneous 
range r{t) of the taiget
T = (2.9)
If the taiget is moving at velocity v, then r(f) is
r(r) = r'Q + vt (2.10)
where Tq is the range at the beginning of the sweep. Substituting equations (2.9) and
(2.10) into equation (2.8), the final form for the IF signal becomes
^vt
V;p(f)= COS ^ ^ ( 1 - 7 )  + ^
(2 .11)
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The final IF signal contains four distinct terras, as follows:
Range beat, — (2. 12)
2(DnVfDoppler shift, —-— (2.13)
Range-Doppler cross-coupling, ^1 -  (2.14)
2 rn / Uro\Constant phase term, —  I cOq — —  I (2.15)
The first term, equation (2.12), is proportional to the target’s range, and is consequently 
called the range beat. The second term describes the amount of Doppler shift; a fre­
quency shift in the received signal that occurs whenever a source is moving relative to 
an obseiwation point. This has the effect of expanding or compressing the wavefront, 
thus giving the impression of a frequency change. The thftd term is the range-Doppler 
cross-couphng and describes the cliiip on the range beat, due to the time-varying range. 
The final term is simply a constant phase offset.
When the target is moving relative to the radai*, it is not possible to determine its 
range using a single frequency ramp, because the range beat is affected by Doppler 
shift. To separate the range and velocity information, a triangular modulation is used, 
as shown in Figure 2,2. Applying this modulating scheme, the contiibution due to the 
Doppler shift is added on the first half-cycle and subtracted on the second half-cycle. 
Assuming negligible range-Doppler cross-coupling, this can be expressed by two sepa­
rate beat frequencies
f i  = % ^  + f n  (2-16)
f i  -  (2.17)
Where A f  and At aie the total frequency sweep range and sweep time. By taking the 
average of the frequencies from the two half-cycles, the terms containing range infor­
mation are cancelled out, leaving the Doppler frequency, and hence, target velocity.
= / b  = —  (2.18)
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Figure 2.2 Frequency difference arising from time delay and Doppler shift.
Similarly, by taking the difference between the two frequencies, the Doppler contiibu­
tion is eliminated. This permits the determination of the target’s range.
f  i ~ f i M x = i L ^At 2% c (2.19)
The resolution of the radai* is defined by the widths of the envelopes of the beat 
signals, corresponding to the two half cycles of the tiiangular modulating signal. If the 
sweep time At is long compared to the round trip return (or flight) time of the signal, 
the IF output can be expressed as a pair of tones, each modulated by a sin(%)/% enve­
lope. The width of these envelopes is very nearly equal to 1 / A t  at the half-power 
point. If the point taiget responses of two closely spaced targets are separated in fi*e- 
quency by at least this amount, they can then be resolved. This resolution condition can
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also be expressed in terms of time, by substituting the frequency resolution into equa­
tion (2.1) and solving for At
Substituting this result into equation (2.9) gives an equivalent range resolution of
= w
This is the absolute maximum resolution that can be obtained under ideal conditions 
and it presupposes that the fast Fourier transform (FFT) detector has a frequency reso­
lution at least as fine as I / A t . For the ACC specification of Section 1.2.5, the maxi­
mum range at which targets can be detected is 200 m. If the VCO has a pealc-to-peak 
frequency deviation of 350 MHz, over a time inteiwal of 1 msec, the maximum IF fre­
quency would be approximately 470 kHz, with a range resolution of about 0.5 m. Such 
an IF would require an FFT detector with a minimum of 512 range cells and a mini­
mum sample rate of 1 MHz. This is easily accomphshed with an inexpensive commer­
cial FFT algorithm implemented using DSP.
The FMCW radai* system described so far is based on a homodyne approach. In 
spite of its simplicity, it has two major faults in tei*ms of noise performance. Any FM 
and AM noise on the VCO appeals at the local oscillator (LG) port of the receiver’s 
mixer, and effectively amplitude and frequency modulates the received echo. This 
leads to the appeaiance of modulation sidebands that aie vei*y close to the frequency of 
the range beat. A mathematical analysis of this phenomena, called FM/AM conversion 
noise, is given by Stove [65]. The second major noise contributor in the receiver is the 
low-frequency noise generated during mixing. This is a result of the 1 / /  noise in the 
active devices of the mixer. The combined effect of these two noise contiibutions is to 
degiade the signal-to-noise ratio (SNR) of the receiver, and consequently to limit the 
receiver’s sensitivity.
One method of overcoming this degiadation in performance is to use a switching 
heterodyne FMCW architecture, as shown in Figure 2.3 [66,67]. The principle of this 
architecture is to modulate the echo with a square-wave, thus generating a sideband on 
either side of it. After mixing the new signal with the reference, the beat signal appeals 
at baseband and at an IF frequency defined by the switching rate. By contiast, the FM/ 
AM conversion noise appears only at baseband. If the IF signal is then band-pass fil­
tered and subsequently downconverted to baseband, the effects of the FM/AM conver­
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sion noise can be largely suppressed. If the IF frequency is chosen to be greater than 
the flicker noise comer ftequency, the effects of 1 //noise can also be eliminated. The 
only disadvantage of the switching heterodyne FMCW radar is the requirement for an 
additional single-pole single-throw (SPST) switch. Moreover, this introduces more loss 
in the receiver and the sidebands it generates must be lower than the original received 
echo.
VCO PA
FFT
LNABPF RX MIXERLPF
Schniit trigger
/~\J) LG oscillator
Figure 2,3 Schematic of a switching heterodyne FMCW radar.
FMCW radai' architectures, both homodyne and heterodyne, are widely used for 
integrated automotive collision avoidance radar. This is basically because it requires 
relatively few RF components and these are all reahsable in MMIC form. FMCW radai* 
is also highly suited to MMIC implementation, because it operates in a CW mode. This 
is the only way to generate the required amounts of mean power using three-terminal 
solid-state devices. Other advantages of FMCW radai* include its wide time-bandwidth 
product (A tA f )  and its excellent short-range taiget capabilities. The former helps to 
minimise the chances of interference from other radars operating in the same frequency 
band and the latter avoids the necessity of transmitting and detecting exceptionally 
short pulses.
The principal disadvantages with FMCW and other CW radars is their limited 
maximum range. In conventional radars, it is not possible to obtain the same level of 
peak power as in a pulsed system. They aie also very sensitive to nonhneai*ities in the 
RF source frequency sweep. These effects are analysed in terms of sinusoidal nonline- 
aiities by Piper [68] and in terms of random frequency fluctuations by Jing et al. [69].
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2.2.2 FSK radar
A lesser used technique compared to FMCW, are the radars based on FSK that exist for 
ACC applications. The most prom inent examples are the 24.125 GHz T-200 radar 
developed by Eaton Vorad Technologies [31], and the MMIC radar proposed by UMS 
(under the auspices of the European Union, sponsored AWARE/LOCOMOTIVE 
project [49]). In terms of front-end RF hai'dware, FSK radars have exactly the same 
configuration as FMCW. This is because it is still essentially trying to compute fre­
quency differences between the transmitted and received signals.
The underlying principle of radais based on FSK is to switch the transmitter 
between two or more frequencies, each of which, when reflected from a moving target, 
gives rise to a Doppler signal. This is shown in Figure 2.4(a), for the simple case of two 
frequencies, and / 2 , that are switched at a constant rate of 1 /A t .  Since the two 
tones are sepaiated in frequency by a small amount A f , the system can be made to 
operate in a very naiTow bandwidth. Refening to the schematic for the FMCW radar in 
Figure 2.1, the tiansmitted signals aie
~ a/ 1 ~ Cyj^csin((02^) (2.22)
Vtx2^^  ^ = a/1 “  sin(CO2 O (2.23)
When the two transmitted frequencies aie reflected by a moving tai'get, they are Dop­
pler-shifted and delayed by slightly different amounts.
~ VÔc-n/I ~ CF^ j^ ^^ sin (co^ico^jj)?  —J (2.24)
~ ~ -----------J (2.25)
If the frequency difference A f  is relatively small, then the Doppler shift will be almost 
identical for the two transmitted tones (i.e. = co )^). The received echoes
are downconverted to baseband by mixing them with the transmitter reference signals 
to give
2cOirr^iFiW = |V 0tY C V r^ ri^ cS in f±C 0flt---^ l (2.26)
v,p2(t) = 1 (2.27)
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(a)
time
Phase difference gives range
D1
flight time or range
F igure 2.4 Binary FSK modulation: (a) two-switched frequencies, and 
(b) Doppler signals showing phase difference versus range.
The velocity of the taiget can now be determined directly from the frequency of either 
of these Doppler signals using a standard FFT. The range of the target is deteiTnined by 
taking the phase difference of the two Doppler signals, as follows:
2(co2 — tOi)ro 4tiA / /'gA(j) =
Solving for range gives
cA(|)
4txA/
(2.28)
(2.29)
Figure 2.4(b) offers a good description of the two-frequency radar. It shows how 
the phase difference between the two transmitted frequencies changes as a function of 
elapsed flight time, or alternatively, range. At zero range, the two transmitted frequen­
cies are almost perfectly in phase. As they progress from the radar, the relative phase 
between the two increases because of their difference in frequency. When the phase 
difference exceeds 2%, the measurement of phase, and hence range becomes ambigu-
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ous. This places a limit on the measmable range, thus
c
2 A fW  = ^  (2.30)
From this expression, it is evident that by reducing the frequency spacing (A /)  of the 
two transmitted tones, the maximum unambiguous range can be increased. Unfortu­
nately, this is at the expense of resolution. As the frequency difference becomes 
smaller, so too does the variation in phase difference with range.
To distinguish whether or not a target is approaching or receding from the radar, 
it is necessary to consider the sign of the phase difference. That is, if  the component 
with frequency lags the component with frequency f  2  the target is said to be reced­
ing. For an approaching target, the opposite is tme -  the component with frequency 
leads the component with frequency • These conditions can only be determined 
uniquely if the phase difference is limited to values between ±7t. As a result, it is only 
possible to obtain a complete target description at half the maximum unambiguous 
range.
As an example of the principles outlined above, consider an FSK radar operating 
at 76.5 GHz using a frequency separation of 500 kHz. Such a radar would have a max­
imum IF signal frequency of 22.6 kHz for a maximum measurable tai'get closing rate of 
160 km/h. To distinguish between changes in relative velocity of 1 km/h, the radai' 
would require an FFT processor having at least 256 velocity bins that aie 90 Hz wide. 
The maximum unambiguous range of operation at which the radai' could determine the 
tai'get’s range and diiection uniquely is 150 m. To resolve two tai'gets that are less than 
1 meter apart, the phase difference between the two received frequencies must be 
measuied to an accuiacy of 1 degree. This imposes vei'y stringent requiiements on the 
signal-to-noise ratio (SNR) of the receiver.
All FSK radars are based on this simple underlying two-frequency radar model. 
However, they often incoiporate other features to improve their performance. Some 
will use more than two frequencies to obtain greater resolution. For example, if the 
radar tiansmits a pair of widely spaced frequencies, it will return a vei'y accurate but 
ambiguous measurement. When combined with a coarse measurement, using a pair of 
narrowly spaced frequencies, the ambiguity can be resolved. The narrow frequency 
bandwidth of the FSK radar also makes it one of the best for avoiding interference from 
other vehicle radai' systems. To prevent separate radar systems from operating at the
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exact same frequencies, many FSK radars use frequency hopping. By adapting the 
transmit frequencies in a suitably chosen random fashion, the likelihood of interference 
can be minimised.
2.2.3 Phase-coded radar
At present, phase-coded radars have attracted only lim ited interest as a possible 
alternative to FMCW and FSK modulation schemes. Since the current thrust of the 
automotive industry is to develop cheap radar front-ends, the additional complexity 
introduced by phase coding is clearly a major disadvantage. Of the few examples that 
do exist, the radar prototypes developed by the Technical University of Munich [32], 
DaimlerChrysler Research Centre [33] and the Funikawa Electric Company [34] aie 
among the most prominent. All of these radars are essentially experimental and use 
standard waveguide sources and horns for the millimetre-wave circuitry. There aie no 
published results for equivalent radars being developed using integrated MMIC 
technology.
Phase-coded radars aie referred to by a variety of different nariies. In recent 
times, they have been called pseudo-noise (PN) coded radais, spread spectium (SS) 
radais or PSK radars. The principle of phase coding is to transmit an RF pulse with a 
predetermined pattern of phase shifts. The returned echo is then conelated with a time- 
delayed version of the same pattern. If the delay matches the flight time of the pulse, 
the output of the correlator will be at a maximum. By knowing the amount of delay for 
which this maximum occurs, the range can be easily calculated from equation (2.9).
A schematic of a phase-coded radar that is suitable for automotive collision 
avoidance is shown in Figure 2,5. Unlike FMCW and FSK radars, the RF source for the 
radar is a hxed-frequency LO, where the signal is given by
(2.31)
The LO is split into two components: one to serve as the main transmit canier and the 
other to downconveit the received signal to baseband. In the transmit branch, the LO is 
used to drive an upconverter. The IF signal is generated by a low frequency source at 
frequency f j p  and is digitally phase modulated, 6 (0  • When this IF is applied to the
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Figure 2.5 Schematic of a phase-coded radar, 
upconverter, its output Vjjp^it) is
V[/pc(0 = cos[(C0 0  + <üjp)t + 6 (0 ]
+  C O S  [ ( cO q — — 6 ( f ) ] }
(2.32)
Where Ljj represents the conversion power loss of the upconverter. To remove the 
lower sideband, the upconverter output must first be band-pass filtered. This filter is a 
major problem for radars implemented in MMIC technology and is discussed further in 
Section 2.3. The filtered signal is then power amplified by an amount Gp^ and trans­
mitted. The final transmitted signal is
J G paL u V^rc
c o s [ ( C 0 q  +  (ùjp)t +  6 ( f ) ] (2.33)
The corresponding received signal following attenuation by a  and time delay by an 
amount t is
—
J ^ G paL u ^ src cos [ ( © 0  + ©/p)(f -  T) + 6(f -  T)] (2.34)
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The received signal is then amplified by an LNA and downconverted by using the LO 
from the reference branch. If it is assumed that all fiequency components at the second 
harmonic are removed by the LPF, the resulting IF signal is as follows:
+ (2.35)
The power gain of the LNA is given by and the conversion loss of the downcon­
verter is given by Lj^ . The IF signal is now a time delayed version of the transmitted IF 
signal with a fixed offset phase given by ©Qt. If the IF signal is now phase modulated 
by a time-delayed version of the phase code, and the resulting signal is fed to an in- 
phase and quadrature (I-Q) baseband detector system, the final in-phase and quadra­
ture phase components are
/(f )  = VppCos [0(f — t) + 0(f — Tppp) — (©Q + ©jp)t] (2.36)
Q{t) — Vjgj5sin[0(f — t )  + 0 (f-T ppp) — (©Q + ©jrp)^] (2.37)
Where the accumulated amplitude terms, including the loss introduced by the I-Q  
detector {Ljq ) are given by
The final step in the detection process is to integr ate the received I and Q signals, and
sample at time f = . This sample time is equal to N  times the total pulse length,
where N  represents the number of pulse repetitions. Without loss of generality, the 
delay difference T can be represented simply as T and tlie constant offset phase
can be assumed to be zero. Consequently, the final output from the baseband detector is
L ; i r
V;(T) = Fpp J  cos[Q(u) + Q(u + x)]du (2.39)
0
Vq{%) -  y bb \  sin[0(M) + 0(m + 'c)]<7m (2.40)
0
The I-Q  demodulator is needed because of the incoherence of the incoming signal to 
the delayed reference, which implies that both I and Q components must be analysed to 
obtain the congelation. By combining the integrated I and Q levels in the final processor.
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the complex autocoiTelation of the signalling waveform can be obtained
== ^/(^) + yh’g(T)
r.int JBiu)JB{u + x) (2.41)
0
=
Clearly, when x is zero, the output of equation (2.41) is at a maximum. For all other 
values of T, the output should be very close to zero. The main advantage of phase- 
coded radar is that it allows the radar to employ signalling waveforms that very nearly 
achieve these ideal autocoiTelation properties. As a result, the system is very sensitive 
and the SNR requirements are less stringent. This allows the radar to operate at lower 
average nansmit powers than equivalent FMCW or FSK radars.
The design of phase codes is a significant subject in its own right. Basically, it 
originates from finite-field arithmetic, an area of mathematics that, among other things, 
investigates the properties of finite length sequences. From this theory, sequences of 
binary or poly-state numbers can be designed to have specific mathematical properties. 
For radar apphcations, one of the most pressing requhements is that the sequence have 
an autocoiTelation function that is a spike at T = 0 and a constant for all other values. 
Put another way, the autocorrelation function should have low and equal time- 
sidelobes. The best example of sequences with this behaviour aie Bai’ker codes. Shown 
in Figure 2.6(a) is the longest Barker code, consisting of 13 subpulses. Its main feature 
is its autocoiTelation function, shown in Figure 2.6(b), that has a peak time-sidelobe 
level that is constant and equal to unity. Were it not for the fact that there are believed 
to be no Barker codes of length greater than 13, these sequences aie ideal in terms of 
their autocorrelation behaviour.
More practical binary phase codes are generated using shift registers. This 
involves shifting binary bits from one position to another and combining them with 
feedback and/or feedforward connections. In effect, the shift register is used to caiTy 
out a series of modulo-2 polynomial arithmetic operations. An interesting result that 
arises from the study of such polynomials is the existence of maximal-length codes. 
For a given shift register, with only a few stages, it is possible to generate some very 
long binai'y codes. In other words, it takes a long time for the pattern to repeat. These 
patterns are often called PN sequences, because their power spectral density appears 
very much like Gaussian distributed white noise. The autocorrelation sidelobe levels
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Figure 2.6 Phase code sequence: (a) length 13 Barker code 
sequence, and (b) its autocorrelation function.
for PN sequences are very small; equal to - l / N  when the autocorrelation is applied to
the entire sequence.
For further improvements in the autoconelation response, it is necessary to use 
poly-phase codes. As the name suggests, these ai*e sequences of phase shifts between 
states that are less than 180° apart. However, the additional degrees of freedom make 
the search for optimum codes much more complicated than with the simple binary 
case. The most prominent example of a poly-phase code is the Frank sequence that has 
a peak sidelobe ratio approximately 10 dB better than the best PN binary code of 
equivalent length [70]. Unfortunately, there exists only one such code.
In addition to having low autocorrelation time-sidelobe levels, phase codes 
should also have good ambiguity perfor*mance. In simple terms, ambiguity perform­
ance refers to a given waveform’s ability to uniquely determine a target’s range and 
velocity. This is a more general statement of the problem encountered in Section 2.2.2, 
where measurements of range based on Doppler phase became ambiguous for multi­
ples of 2%. Schemes with good ambiguity can operate over considerable range and 
velocity variations, without the resulting measurements becoming ambiguous. In order
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to assess how “good” a waveform code is, its autocoiTelation function must be consid­
ered as a function of Doppler shift, as well as time delay. The resulting measure of the 
waveform’s “quality” is referred to as its ambiguity function. This function is the basis 
by which a systematic seaich can be undertaken for optimal signalling waveforms. 
However, it is by no means an exclusive criterion. For example, the Frank code wave­
form is known to have low sidelobes and good Doppler tolerance, but is highly sensi­
tive to the radar receiver bandwidth. Generally speaking, this band limiting is done 
intentionally to reject out-of-band interference and noise aliasing, caused by sampling 
in the analogue-to-digital (A/D) conversion process. This results in an increase in the 
peak sidelobe ratio following autocorrelation. This is also known to occur for binary 
coded waveforms. The reason for this degradation is the averaging introduced by the 
ti'ansmitter’s band limiting filter that smooths the transitions between the more rapid 
phase changes in the codes. These deficiencies have resulted in the development of PI 
and P2 poly-phase codes that are less susceptible to these effects [70].
Traditionally, most phase-coded radars use banks of Doppler filters to make 
simultaneous measurements of target range and velocity. For each increment of veloc­
ity, there exists a matched filter tuned to the conesponding Doppler frequency. By 
knowing which filter yields the highest amplitude response, the velocity of the tai'get 
can be infeired. The range is determined by the time of aiiival of the compressed pulse. 
Such a configuration is not easily realisable with the correlation receiver because it can 
only determine the range by adjusting the relative delay between the transmitted code 
and the reference code. To deteimine the velocity would require a bank of correlation 
receivers with each input band-pass filter tuned to a different Doppler frequency. In 
practise, such a complicated arrangement is unrealistic for a high volume, low-cost 
ACC system. Fuithermore, for automotive radars, where the Doppler frequency is low 
compared to the code repetition frequency, the sensitivity to taiget velocity is very 
slight. However, it can be measured. Section 2.3.3 explains how.
A realistic implementation of a phase-coded radar at 76.5 CHz might use a PN- 
code of 1,023 bits generated at 400 Mbps. This gives a phase code that repeats every 
2.6 |Lis and that can be offset in time in steps of 2.5 ns. This permits a resolution of 38 
cm and a maximum unambiguous range of 384 m. Assuming a maximum relative tar­
get velocity of 160 km/h, the conesponding Doppler frequency can be at most 22.6 
kHz. This a mere 6% of the 391 kHz code repetition frequency. From an implenienta-
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tion stand-point, the biggest difficulty with the phase-coded radai* at present is the 
requirement for ultra-fast baseband modulation circuitry. To obtain a 400 Mb/s code 
rate requires expensive em itter-coupled logic (ECL) that consumes prohibitive 
amounts of power. Nevertheless, it will be shown in Sections 2.3.1 and 2.4.2 that equiv­
alent low cost, low power units based on complementaiy metal oxide semiconductor 
(CMOS) may be available in the futuie.
2.2.4 Switched antenna scanning
For ACC applications, some azimuthal discrimination is necessai*y in order to identify 
and tiack tai'gets in adjacent lanes. As discussed in Section 1.1.2, this requires some 
form of antenna scanning. To reduce costs and keep the final radar unit small, elec- 
ti'onic steering mechanisms are preferred. Of these, the method of switched antenna 
beams is the most simple to appreciate. As the name suggests, the principle is to alter­
natively switch between different sets of antennas. At present, there aie three distinct 
architectural approaches to this technique. These aie shown in Figure 2.7.
The first technique, illustrated in Figuie 2.7(a), involves switching between thiee 
or more transmit antennas having nairow beamwidths (NB) of approximately 3-4“ 
each. The receiver, by comparison, is composed of a single antenna with a wide 
beamwidth (WB), of the order of 12“. This arrangement maximises the amount of 
power that impinges upon the taiget. An alternative configuration, as shown in Figure 
2.7(b), is to switch between several nairow beamwidth receive antennas and to tiansmit 
using a broad beamwidth antenna. Although less transmit power reaches the target, the 
increased sensitivity of the receiver is able to compensate. Due to reciprocity, both 
airangements offer the same theoretical performance. The third technique, given in 
Figure 2.7(c), is to switch between an equal number of nairow beamwidth transmit and 
receive antennas. Although more expensive and complicated, the high directivity of 
this configuration will increase the amount of received power. In all three cases, the 
angular position of a target is determined by measuring the returned signal strength in 
each of the separate switched positions. By knowing the antenna radiation patterns, it is 
then possible to interpolate the angle of an object. The resulting resolution is a function 
of the number and width of the individual beams.
All three of these approaches assume that the radai* is bistatic. In most cases, this 
is a fair assumption, because the lack of high levels of peak power at W-band preclude 
the use of pulsed systems having transmit/receive switching. The only other way to
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Figure 2.7 Antenna switching aichitectnres: (a) switched ti’ansmitter, 
(b) switched receiver, and (c) switched transmitter and 
receiver.
make the radar monostatic is by using an expensive and bulky ferrite circulator. 
Clearly, this is undesirable for compact, low-cost automotive applications. Having said 
this, investigations of quasi-circulators based on MMIC technology have been caiiied 
out [71], the likes of which are discussed in Section 6.3. Using such active circulators, 
the requirement for separate transmit and receive antennas can be avoided.
The electronic switching in the aforementioned schemes can be realised in one of 
two types of device process: PIN diode and FET. The PIN diode is a two-terminal 
device that consists of a lightly doped intrinsic (or tz) region sandwiched between 
highly doped and regions. At zero applied voltage, a small depletion region is 
formed at the n-n'^ contact. When forward biased, a large concentration of injected 
electrons and holes drastically reduces the resistivity of the 7t region. This is refened to 
as the “ON” state and it is characterised, principally, by a low resistance . When 
reversed biased, the carriers in the k  region are swept out leaving a large depletion 
region. This is referred to as the “OFF” state because an RF signal sees a high resist­
ance R o f f  in parallel with a capacitance CQpp,
The three-terminal FET device presents another option for switching circuits. In 
this approach, the transmission of the signal between the source and drain terminals is 
contiolled by the voltage applied to the gate. In the ON (or low-impedance) state, the
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gate is slightly forward biased and in the OFF (or high-impedance) state the gate is 
reversed biased below pinchoff. For the ON state, the depletion region below the gate 
extends into the n-type active layer, but remains above the semi-insulating substrate. 
This allows carriers to cross the relatively low-resistance source and drain channel. In 
the OFF state, the depletion region extends right down to the semi-insulating substrate. 
The effect is a high resistance and capacitive path across the depletion region.
Using the single-pole double-throw (SPDT) topology as an example, either 
device technology will yield compaiable OFF state isolation (> 30 dB) and ON state 
insertion loss (< 1 dB) per stage [72,73]. However, there are some trade-offs worth not­
ing. In the case of the PIN-based switch, every time the state changes, the intrinsic 
region of the device must be injected with, or diained of free carriers; this requires sub­
stantial amounts of DC power («10-30 mW). To obtain switching speeds approaching 2 
ns requires high power transistor-transistor logic (TTL) driver circuits. One such 
MMIC switch is reported to have 20 dB isolation and less than 1.5 dB insertion loss 
over the 75 to 85 GHz range [74]. By comparison, the FET-based switch requires no 
DC ciUTent to change state and can be much faster. Unfortunately, at W-band frequen­
cies it suffers from higher ON state resistance and OFF state capacitance. The geome­
try of the three terminal device also introduces additional parasitic behaviour. This 
arises from gate-source and gate-drain capacitances, and higher pad inductances. There 
are cunently no reported FET-based MMIC single-pole triple throw (SP3T) or greater 
switches for W-band.
2.2.5 Amplitude monopulse
Another technique for obtaining angular discrimination in radar is to use an amplitude 
monopulse front-end design. This approach allows the radar to track the angle, range 
and closing rate of all targets within its field simultaneously. Since it does not require 
any switching between antennas, the tracking can also be achieved on a continuous 
basis. Clearly, these features are very attractive and provide for improved target recog­
nition and tracking. There aie several reported examples of amplitude monopulse sys­
tems for ACC, including units by Epsilon Lambda Electronics Group [22] and 
DaimlerChrysler Aerospace [23].
A basic bistatic amplitude monopulse system is shown in Figure 2.8. It consists 
of a single tiansmit antenna and a pair of receive antennas. For conect operation, it is 
imperative that the receive antennas have radiation patterns that are off-axis and
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slightly overlapping. The arrangement is shown in Figure 2.9(a). When the two antenna 
patterns are summed, the result is a broad beam along boresight (Figure 2.9(b)). By 
contrast, the difference pattern consists of two naiTOwer beams pointing both left (-) 
and right (+), respectively, (Figure 2.9(c)). To simultaneously, yet independently, meas­
ure the sum and difference response the outputs of the receive antennas are connected 
to a 180° hybrid coupler, such as a rat-race coupler. This device conveys the input sig-
Receiver
Antennas LOHybridjunction
Transmitter
Antenna
Transmitter
Diff channel 
receiver
Sum channel 
receiver
Figure 2.8 Amplitude monopulse radar front-end schematic.
nals to the two remaining ports with relative phase offsets of 0° and 180°, respectively. 
As a result, they are summed at one port and subtracted at the other. It should be noted 
that amplitude monopulse techniques can just as easily be applied to monostatic radars. 
In this case, the sum pattern is used for transmission, and the sum and difference pat­
terns are used for reception.
Upon reception, the sum and difference outputs are processed independently by 
identical receiver modules. The amplitude monopulse technique makes no assumptions 
regarding the modulation and measurement approach. It is equally possible to use it in 
combination with FMCW, FSK or phase-coded techniques. For example, FMCW 
radars employing amplitude monopulse are identified as FMCW/Monopulse systems. 
Irrespective of the modulation technique applied, target range is established by 
processing either the sum or the difference channel, using exactly the same principles 
described in Sections 2.2.1 to 2.2.3. This also provides a two way redundancy to verify 
range and velocity measurements. Target azimuth angle information is determined by 
taking the ratio of the signal strength of the sum channel to the signal strength of the
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difference channel (Figure 2.9(d)). This will produce a unique value that can be related 
to the target’s angular displacement from boresight. The angular* resolution is deter-
Figure 2.9
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Amplitude monopulse radiation patterns: (a) overlapping receiver 
patterns, (b) sum pattern, (c) difference pattei*n, and (d) 
simultaneous measurement of sum and difference patterns to 
obtain angular discrimination.
mined by how precisely the ratio can be ascertained. For targets that are illuminated by 
the left lobe of the difference pattern, the sign of the ratio will be negative. For targets 
on the right, the sign will be positive. This calculation is carried out by a phase-sensi­
tive detector implemented using DSP.
Since monopulse systems are not dependent on switching between antenna 
beams, there is no intenuption of data flow during tracking. As a result, there are no 
momentary gaps or blinks in the processing to reduce sensitivity. The principal disad­
vantage of the amplitude monopulse technique is the requirement for more RF source 
power. Since there are now two receivers, twice as much power must be coupled from 
the tiansmitter to drive the mixers.
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2.2.6 Phase-comparison m onopulse
Although utilised infrequently, phase-comparison monopulse is very similai' in its 
requirements and performance as amplitude monopulse. For example, it uses at least 
two receive antennas and rehes on the comparison of their respective measurements of 
the target return signal. At present, the only reported use of phase-comparison 
monopulse (PCM) radar for ACC is a model developed by Toyota Central R&D labs 
[25]. In this 60 GHz radai* example, the designers combine the principles of switched 
antennas in the transmitter and PCM in the receiver to achieve a 20° azimuthal field of 
view.
In phase-compaiison monopulse, the principle is to measure a target’s returned 
signal using two identical fomai'd staling antennas that are sepaiated by a distance d. A 
schematic of the front-end configuration is given in Figure 2.10. This is different from 
the aiTangement in amplitude monopulse, where the antennas are offset from the axis
Receive
Antenna #1
LO
Receive 
Antenna #2
LO
Tai'get
Phase
detector
Transmitter
Receive 
channel #2
Receive 
channel #1
Transmit
Antenna
Figure 2.10 Phase-compaiison monopulse radai' front-end schematic.
and have overlapping radiation patterns. The distance between the target and the mid­
point of the focal points of the two antennas is R and it is assumed to be large compared 
with the antenna separation. In this case, the line of sight from the antenna midpoint to
the tai'get makes an angle 0 to the perpendicular bisector of the line joining the two
antennas. From Figure 2.10, the distance from antenna 1 to the target is given by
= R + dsinQ (2.42)
and the distance from antenna 2 to the target is simply
R 2  = R (2.43)
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This gives a slight difference in the time of airival of the wavefront, as follows:
Af = ^  (2.44)c
Consequently, the phase difference can be determined by multiplying this time differ­
ence by the canier frequency
COn<^ sin0A(|) = -------- = ^ ^ s i n 0  (2.45)c K
For small angles, where sin0 « 0 , it turns out that the phase difference is a lineai' func­
tion of the target’s angular position.
Like amplitude monopulse, PCM radars can employ any type of radar modula­
tion technique. The determination of taiget range and velocity is canied out exactly as 
it would be without the electronic beam steering mechanism. Since there are two inde­
pendent receivers, this means that, like amplitude monopulse, there is a dual redun­
dancy in all of these measurements. To determine the angular position of the target, the 
relative phase of the two antennas can be measured using a phase detector either at the 
RF level or at baseband. Phase comparison monopulse shares much of the same advan­
tages and disadvantages as amphtude monopulse. It provides continuous processing of 
tai'gets within its azimuthal field of view, but also requires 3 dB more LO power than an 
equivalent switched beam radar. Indeed, assuming ideal components and Gaussian 
noise, it can be shown that the difference in performance between the two monopulse 
techniques is negligible.
2.3 Principles o f software radar
This PhD represents the first investigation of the concept of software radar. As the 
name suggests, a software radai* can be rapidly reprogiammed to adapt to the prevailing 
operational conditions or to switch between international standards. The key to such 
functionality is a universal RF front-end architecture that does not require any hard­
ware reconfiguration when switching between modes. Since ACC systems represent 
the first major introduction of radai' for mass-commercial use, such flexibihty is partic­
ularly valuable. For example, if  the automotive radar becomes as prevalent as the 
mobile phone, the potential for spectral congestion and interference within the 76-77 
GHz band will become a major concern. A lthough the various radar modulation 
schemes do have inherent resistance to interference, the presence of significant num­
bers of users sharing the same bandwidth may lead to performance degradation. Being
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able to automatically switch to an alternative signalling format could potentially offset 
this degradation. Furthermore, some radar modes perfoim better than others depending 
on traffic volume, weather conditions or with variations in the types and levels of clut­
ter. The advantages of adapting a radar to the prevaihng conditions are well estabUshed 
as there already exist numerous military systems designed to accommodate multiple 
applications. Using efficient digital signal processing, such multimode radars have 
been shown to have higher rates of detection, and improved resistance to jamming and 
ground clutter [75,76]. By combining this experience with the theory and techniques 
underpinning code division multiple access (CDMA) systems, software radar could 
assuage most of the concerns about interference or performance degradation, either 
from other users or fiom the tai’get environment.
As mentioned previously, the key requkement for a software radai' is a universal 
RF front-end architecture that can accommodate any of the modulation schemes 
described in Section 2.2. This ai'chitecture should also be simple to implement and not 
significantly increase the cost of the overall system. Combining these requirements, the 
obvious solution is to implement the radar using a direct conversion architecture. In 
other words, the radar modulation is applied directly to a 76.5 GHz CW earner. This 
arrangement avoids the need for complex IF mixer, filter and amplifier chains. Moreo­
ver, it dispenses with the need for RF image rejection filters and circumvents any inter­
modulation distortion introduced by upconverters.
At present, all of the reported integiated radai* chipsets [57-61] consist of several 
fundamental building blocks, namely: a stabilised signal source, directional coupler, 
PA, LNA, and mixer/demodulator. The proposed direct conversion softwaie radai* uses 
these same blocks. However, it also includes a pair of vector modulators, one in the 
tiansmit chain and one in the receive chain. This aiTangement is shown in Figure 2.11. 
The transmitter is identical in every respect to a direct conversion transmitter. That is, 
the modulating signals are applied directly to a CW carrier that is tuned to the final 
transmission frequency. The vector modulator in the receiver serves a slightly different 
purpose. If it is operated synchionously with the transmitter’s vector modulator, it can 
be used to compar e the modulation of the returned signal with that of the transmitter. It 
is this “comparison” that will ultimately form the basis for making range and velocity 
measurements.
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Figure 2.11 Proposed softwaie radai* including TX and RX vector modulators.
The purpose of Section 2.3 is to illustrate how the software radai* architecture can 
be adapted to any one of the three modulation schemes currently employed for ACC. 
This is by no means the limit, as it is possible to apply and detect any ai'bitraiy amph­
tude, frequency and phase modulated signal. To substantiate this claim, the ensuing 
pages provide an analysis of the aichitectiue where the applied modulation signals are 
unspecified. The analysis begins by expressing the RF source signal in the usual foi*mat
~ cos(cOqO (2.46)
For the purposes of this derivation, it will be assumed that the vector modulators ar e of 
the quadrature phase-sphtting amphtude-combining variety. Evei*y time a signal enters 
one of these devices, it is split into I and Q components. Consequently, the components 
aie reduced in power by 3 dB. If the earlier signal of equation (2.46) is split into I and 
Q components and modulated, the transmitted signal becomes
v%%(f) = ^^^cos[0(r)]cos(cOoO ■+*^^^sin[0(O]sin(cooO (2.47)
Where the arbitrary time-varying amplitude of the I and Q signals is given by A(f) and 
the ai'bitr*ar*y time varying phase is given by 0 ( r ) . Expressing (2.47) as a single modu­
lated sinusoid gives
'TX (?) = ^ c o s [ m g r - e ( 0 ] (2.48)
After the transmitted signal is reflected by the target, it returns delayed by an amount
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%, giving a received signal of
cos [C0 o(f -  T) -  0(r -  T)] (2.49)
In the interest of clarity, the reduction in power level from propagation loss has been 
omitted. The received signal is then spht into I and Q channels again in the receiver’s 
vector modulator and each one is modulated using the same modulating signals as the 
transmitter. The respective components in the I and Q channels are as follows:
v,(t) = -  T) cos [9(f)] COS [O)o? -  (OqT -  e(? -  T)] (2.50)
Vg(?) = -^(0 V ?  -  -c) sm[(Oo? -  coo-c -  e(? -  -I)] (2.51)
Combining the two signals in-phase at the output of the receiver vector modulator gives 
V |(0 + vq(0  = —l]cos[(OQT + 0(f) + 0(f-i:)]cos(a)Q r)
(2.52)
+ ^ s i n [ cOq^  + 0(f) 4- 0(r-T)lsin(cOgO
Using an I-Q  demodulator, this signal is converted to baseband. If it is assumed that all 
higher order harmonics aie filtered out, the resulting I and Q signals are
a t )  = [(OqT + 6 (0  + 9(? -  t) ]  (2.53)
S ( t)  = ^^sin[(OoT: + 9(?) + 6(? - 1)] (2.54)
This is a key result for software radar. By adding two vector modulators to the
basic automotive radai* chipset, it is possible to obtain baseband I and Q signals that aie 
purely functions of the arbitiary modulating signals and taiget range. Since these sig­
nals are obtained dhectly at the demodulator output, tliis increase in modulation flexi­
bility is obtained without incurring a substantial increase in the radai ’s complexity. The 
remainder of Section 2.3 will be dedicated to illustrating how the result of equation 
(2.53) and (2.54) can be interpreted, to apply the three modulation schemes currently 
employed for ACC.
2.3.1 FMCW  mode
The traditional approach to generating linear frequency modulation (LFM) coded 
wavefoims is to directly vary the fiequency of the RF VCO, Although this sounds sim­
ple in principle, it can actually be quite difficult because most practical VCOs have
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nonlinear tuning characteristics. To obtain an LFM waveform with good linearity 
requires a carefully designed external lineaiisation loop. Unfortunately, this circuit can 
be very sensitive to the linear ramp rate, thus limiting the radar to a fixed bandwidth 
and pulse duration. For measuring target velocity, a triangular tuning characteristic 
must also be applied. Using the swept VCO approach, it is very difficult to obtain iden­
tical up and down frequency sweeps. Differences between the chaiacteristics of the two 
sweeps translate directly into velocity and range measurement eiTors.
The notion of digitally generating linear FMCW waveforms has existed for some 
time now, having first appeared in 1975 [77]. The digitally generated LFM waveform is 
specifically intended to address the shortcomings of the tuned oscillator approach. The 
idea is to use digital ckcuits to generate the I and Q components of the FMCW wave­
form and to impose them dkectly on an IF subcanier. This subcatrier is then frequency 
multiplied to the desired RF frequency. When most of these reports were first pub­
lished, digital clock rates were generally hmited in frequency. By frequency multiply­
ing the IF signal, the chiip bandwidth can be increased by an amount equal to the 
multiplying factor [78,79]. With the cunent rate of development in conventional silicon 
digital circuits, it is rapidly becoming possible to generate the required bandwidths 
directly, without the need for lossy fiequency multiplication.
There exist two principle techniques for implementing this digital LFM concept: 
the multiple-bit chirp and the single-bit chiip. The first approach involves specifying 
quantised amplitude samples of the I and Q components of the LFM waveform as a 
function of time. This is typically achieved using a pair of cascaded digital accumula­
tors to generate a quadratic phase vaiiation from a constant input phase. By applying 
this quadratic phase to sine and cosine read-only memories (ROMs), the result is a pair 
of baseband chiip signals. The sequence of samples is then filtered and applied to the 
IF sub-camer using a single-sideband modulator. In the second approach, the chirp 
waveform is defined by zero crossing times of a squaie wave version of the LFM wave- 
foiTQ [80]. Although the second approach requires less comphcated digital ckcuitiy to 
be implemented, the resulting waveform has considerable harmonic content and must 
be filtered. It can also be difficult to contiol the exact locations of the zero crossings.
The W-band software radar uses an approach based on the multiple-bit tech­
nique. Unfortunately, the characteristics of vector modulators at W-band are such that 
considerable predistortion is required for the baseband signals to obtain a good LFM
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output. This means that it is not possible to use a dual accumulator with pure undis­
torted sine and cosine ROMs. Moreover, the algorithmic approach is also restiictive 
and does not offer sufficient flexibility for implementing different modulation tech­
niques with the same hardware. The best approach for the software radar is to use a 
high-speed static random access memory (RAM) to output a predistoited chirp pattern. 
Since the RAM is a volatile memory, it can be reprogrammed at run-time to switch 
between different modulation schemes using a simple microcontroller and some 
onboard nonvolatile memoiy. A waveform generator based on these principles is capa­
ble of achieving much higher sample rates than an equivalent ROM based system. To 
obtain LFM signals with bandwidths of the order of several hundred MHz, ECL is the 
only logic family that is currently fast enough. Unfortunately, ECL components are 
expensive and consume prohibitive amounts of DC power. This situation is about to 
change because low-power high-speed sihcon integrated chcuits (ICs) have advanced 
considerably in recent yeais, primaiily due to demand from multimedia PC manufac­
turers. It will not be long before arbitiaiy waveform generators based on this technol­
ogy will be able to attain the required bandwidth. Such generators will also be much 
cheaper than cuiTent ECL alternatives.
In this PhD, it is proposed to apply the aforementioned principles of digital wave­
form generation in both the tiansmitter and receiver portions of the radai*. For the case 
of software radar operating in an FMCW mode, the baseband waveform generators 
must be programmed to output chirp-up modulation for the tiansmitter and chiip-down 
for the receiver. If the two modulations are synchronous, then the round-tiip delay of 
the transmitted signal will appear as a frequency shift at the output of the receiver vec­
tor modulator (from Figure 2.11). This can be shown by making the following substitu­
tions for the amplitude and phase tei*ms in equation (2.53)
. 2 . x2
A(?) = A (? -x ) = 1 6 (0  = 1 ^  8 ( ? - x ) =  V
Thus, equation (2.53) becomes
.2 ,2>
(2.55)
(2.56)
= cos
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This is fundamentally the same result as equation (2.8), the IF signal for the standai'd 
homodyne FMCW radai’. The range and velocity can now be extracted in the usual way 
by applying a fast Fourier transform to the IF signal. For the purposes of FMCW, the I -  
Q demodulator shown in Figure 2.11 is not necessai-y because an FFT of the quadratiue 
component will yield exactly the same result as the in-phase component. Strictly 
speaking, an I-Q demodulator is only required for measurements of phase.
To apply a digital chirp to a CW carrier using a vector modulator, the I and Q 
channels must be supplied with sinusoids having a quadratic phase variation given by 
p ,r^ /2 . This is obtained by making the substitutions of (2.55) in (2.47) and extracting 
the terms modulating the carrier
,2>
MOD (2.57)
(2.58)
The receiver vector modulator should be supplied with signals that have the same form 
as (2.57) and (2.58), only p  is now replaced by -p . To determine the value of p, the 
maximum frequency in the sweep should be divided by the total sweep time. This is 
shown in Figure 2.12. For a digitally generated sweep, the maximum frequency is lim­
ited by the Nyquist sampling rate. That is, there should be at least two samples to 
define the highest frequency in the ramp. In practise, having only two samples at the
saiiple
p  = slope
time0 sample
Figure 2.12 Frequency variation with time for an LFM waveform.
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highest rate will inti'oduce considerable phase eiTor in the LFM waveform. Conse­
quently, it is desirable to have an oversample rate M  of gieater than two. Having estab­
lished the oversample rate, the total sweep time is purely a function of the number of 
samples in the sweep. Since the sample period is the inverse of the sample rate, the 
total pulse length will be • By dividing frequency by time, the frequency
ramp rate is given by
n -  sample)^ /n 591
^  "  M N   ^  ^ ^
As an example of the foregoing principles, consider using an inexpensive com­
mercially available arbitraiy waveform generator to develop the baseband signals for 
the LFM waveform. Such units are typically intended for laboratory use and are limited 
to sample rates of 100 MHz or less. Although the cunent silicon IC technology permits 
much higher sample rates, units at these speeds do not exist due to a lack of demand. 
For the following example, the wavefoim generator is assumed to have a sample rate of 
50 MHz. This is the same waveform generator that will be used for the vector modula­
tor measurements in Chapter 4. If the highest frequency in the sweep is oversampled at 
a rate of M = 8 and the total pulse is 4096 samples long, the resulting baseband wave­
forms will appear as shown in Figure 2.13. The quantisation eiTor can be cleaiiy seen 
from Figure 2.13(b). These particular sweep parameters yield an effective sweep rate 
of ji = 0.48 Mrad/s and a total sweep period of T = 82 p.5. The bandwidth A / of 
the final signal is f  sample^^ = 6.25 MHz. When the baseband signals aie applied 
directly to a cairier at 76.5 GHz, the spectrum will appeal* as shown in Figure 2.14.
Owing to the quantisation constiaints, amplitude and phase errors in the digitised 
FMCW waveform will invariably occur. The exact nature and effects of quantisation 
noise have been closely examined by Griffiths et al. [78], Postema [79] and in more 
detail by Abousetta et al. [81]. The results from Abousetta et al. indicate that good 
spectral performance can be achieved provided that
(2.60)
For the given example, the resolution can be determined from equation (2.21). For a 
bandwidth of 6.25 MHz, the equivalent resolution is 24 m. Obviously, this is fai* from 
satisfactoty for a practical ACC system. However, it should be stressed once again that 
it is purely a limitation of the current aibitrary waveform generators. As faster units
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Figure 2.13 Baseband modulation waveforms showing: (a) the beginning of 
the frequency sweep, and (b) the end of the frequency sweep.
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Figure 2.14 Spectrum of the digital LFM waveform at 76.5 GHz.
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become available in the future, the resolution will soon equal that of radars based on 
swept VCOs.
2.3.2 FSK mode
As discussed in Section 2.2.2, the principle of the FSK radar is to transmit two or more 
closely spaced tones. When they are reflected by a moving target, the signals return 
with approximately the same Doppler frequency. By measuring the relative phase dif­
ference between these two Doppler signals, a measurement of range can be obtained. 
To implement this functionality using the. software radar architecture intr oduced in 
Section 2.3, the transmit and receive vector modulators must behave like small-shift 
frequency translators (SSFTs) [82]; translating simultaneously in the opposite sense to 
one another. For example, if the transmit vector modulator translates the frequency up, 
then the receive vector modulator must tr anslate it down. Any Doppler shift arising 
from the moving target will then appear' at the output of the receiver vector modulator. 
With reference to equation (2.53), this can be shown by substituting the following 
amplitude and phase ter'ms
A(t) = A(f —t) = 1 B(0 — Kt 0(f —t) = —k (? —x) (2.61)
where K  is the linear phase ramp rate. After substituting these terms, equation (2.53) 
becomes
/ ( f )  =  C O S (0 )n X  +  l C f - T C ( f - X ) )
(2.62)
=  C O S ( ( 0 Q t  4- K X )
Substituting for x , from equations (2.9) and (2.10), gives
(2.63)r9 y 2 J'q/ ( f )  =  COS - ^ ( C O q -1 -K ) f  H— —  (0 )Q  4- K )
Since cOq » K, equation (2.63) can be re-expressed as
2rvr  0
/ ( f )  = cos (0 2 )f  -I- —  ( %  +  K ) (2.64)
Where co^ is the Doppler frequency. Once again, there is no need for the I-Q demodu­
lator of Figure 2.11 for the FSK mode. Measured Doppler phase difference will be the 
same in the quadrature channel as it is for the in-phase channel. If the two transmitted 
tones are spaced by an amount ic above and below the centre frequency, their returned 
phase difference will yield the range in exactly the same fashion as equation (2.28)
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4 r nKA(]) = (2.65)
Re-arranging for range gives
'•o = ^  (2.66)
This is fundamentally the same result as equation (2.29). To apply the small-shift fre­
quency translation with a vector modulator, the I and Q channels must be supplied with 
a pair of tones in phase quadrature
^ ~  c o s ( K f )  (2.67)
~ sin(icf) (2.68)
This corresponds to frequency translate-up. For frequency translate-down, k should be 
replaced by ~ k  in the above expressions. At this point, it is tempting to dispense with 
the arbitrary waveform generator because of the simplicity of the required I and Q sig­
nals. Unfortunately, at 76.5 GHz, the distortion introduced by the vector modulators 
cannot go unconected. Without sufficiently predistorting the modulating signals, the 
output of the vector modulator will be high in spurious content.
To implement this FSK mode with the same 50 MHz arbitrary waveform genera­
tor that is used for FMCW, the main consideration is the number of samples taken to 
complete a cycle at the modulating frequency K. If this value is taken to be 128, the car­
rier will be translated up or down by 390 kHz. Hence, for the first half of the modula­
tion cycle, the transmitted frequency is 76.500390 GHz and for the second half of the 
modulation cycle, the transmitted frequency is 76.499610 GHz. If the memory can 
store 4,096 samples, then the switching rate of the tones is 12.21 kHz for a clock rate of 
50 MHz. The spectrum for the transmitted signal is shown in Figure 2.15. This gives a 
maximum unambiguous range of 192 m, as determined by equation (2.30). Using 
equation (2.28), a phase detector will measure approximately 0.5 m per degr ee of phase 
difference between the two Doppler signals. The closing rate of the target is deter­
mined directly from the frequency of the Doppler shifted signal. For the particular 
arrangement described here, this is determined from equation (2.13) to be approxi­
mately 142 Hz per km/h.
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Figure 2.15 Spectrum of the digital FSK waveform at 76.5 GHz.
2.3.3 Phase-coded mode
With the software radai' built ai'ound vector modulators that can apply any aibitraiy 
phase modulation, it can also be adapted to apply any desired phase code. If A(r) and 
A ( ?  -  t )  are set to unity in equations (2.53) and (2.54), the result is identical in form as 
the I and Q signals of equations (2.36) and (2.37), derived in Section 2.2.3, Conse­
quently, if they are integrated and dumped after Q complete repetitions of the phase 
code, the result is a correlation receiver. This operation is described by equations (2.39- 
2.41). There is little requirement for further detailed discussion on the principles of the 
phase-coded radar mode because, from a theoretical point of view, it is identical to the 
standard phase-coded radar. The only difference is in how the phase codes are applied 
and compared. In the standard configuration, the modulation is applied and compared 
at the IF frequency. From Figure 2.5, it was shown that such a radar required a complex 
IF upconversion chain and an additional RF filter in the transmitter. By comparison, the 
software radar presented here performs the modulation operations completely at RF. 
This avoids the need for the IF circuitry and the RF filter. Furthermore, it has been 
shown that the configuration is completely compatible with both FMCW and FSK 
modulation schemes.
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As an example of this mode, consider adapting the software radar to operate with 
an N  = 1023 bit PN code that is clocked out at 50 MHz. PN codes or m-sequences are 
good candidates for phase-coded radai* because they are easy to generate and have 
excellent time autocorrelation properties. A code having a length of 1,023 bits can be 
derived from one of fourteen known primitive polynomials of order r = 10. A primi­
tive polynomial is a function defined in a finite field that cannot be the product of any 
two polynomials of lower degree (i.e. it cannot be factored) [83]. In modulo-2 arithme­
tic, these polynomials have the property that they can be used to generate a binaiy 
sequence that will repeat no sooner than after 2 ^ - 1  elements. For this example, con­
sider using the primitive polynomial (2415), specified by its octal representation. If this 
octal representation is expanded into binary form, the primitive polynomial can be 
expressed as
g{D) = 1 +D2 + £)3 + £)8 + £)10 (2.69)
Here, the operations of addition, subtraction, multiplication and division aie defined in 
exactly the same way as for polynomials with real coefficients except that binary aiith- 
metic is used. If this polynomial is expressed in terms of a shift register, then its output 
will be a sequence of ones and zeros that repeats only after 2 ^ - 1  clock cycles. This is 
shown in Figure 2.16, where the boxes represent unit delays or shifts and the equation 
coefficients are given as feedback connections. For the software radai*, this sequence 
can be generated in advance and simply clocked out of memoi*y. This allows the tians­
mit and receive sequences to be offset simply by changing the base address during the 
memory read operation.
D"
Figure 2.16 Lineai* feedback shift-register as a PN code generator.
Since this sequence is based on a primitive polynomial, it has a prescribed auto- 
coiTelation function. For matched delays, the autocorrelation function has a value of 
one. For all other delays, the correlation function is equal to 1 / N . To apply this
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sequence directly to the RF canier, using the vector modulator, the values in the 
sequence are mapped to the binary phase values 0 and n, respectively. Since it is indeed 
binary, only the in-phase channel of the transmitter vector modulator is required. The 
final output signal is thus
= A (0 cos(C0q0  (2.70)
where A (t) represents a binary sequence of +1 and -1 . Using the 50 MHz arbitrary 
waveform generator to output the sequence, the resulting spectrum will take on the 
familiar s in ( r ) /x  shape, with the first zero occurring at the clock rate. This is shown 
in Figure 2.17. Naturally, if non-rectangulai* pulses are used to shape the transmitted 
bits, the spectral sidelobes can be reduced and the spectral occupancy improved.
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F igure 2.17 Spectrum of the phase-coded waveform at 76.5 GHz.
In terms of the radar’s performance, the calculations are exactly the same as 
those presented at the end of Section 2.2.3, only the clock rate is eight times slower. For 
a 1,023 bit sequence generated at 50 MHz instead of 400 MHz, the unambiguous range 
is going to be eight times greater; approximately 3 km instead of several hundred 
meters. The range resolution will also be eight times higher, since one range cell is 
eight times larger at 50 MHz (i.e. 3 m versus 38 cm). Once again, it is cleai’ that the 
performance of the radar would benefit from having an arbiti*ai*y waveform generator 
with a much higher clock rate.
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As mentioned in Section 2.2.3, most traditional phase-coded radai's use banks of 
Doppler filters to make simultaneous measmements of target range and velocity. With 
software radai’, a similar operation can be performed using only one receiver channel. 
The idea is to adjust not only the receiver delay, but its centre frequency as well. Con­
sider equations (2.53) and (2.54), the generic expressions for the I and Q output signals 
of the software radar. If the target is moving, these expressions can be re-expressed as 
follows
/'2c0nrn X
/ ( ^ )  =  cos f —   h co£)^  + 0(^) + 0(f — t )  J (2.71)
/2c0n^h A(2(0 = s ini—^  + 0(0 + 0(r -  t )  1 (2.72)
Where the Doppler shift is given by equation (2.13). To compensate for the new term, 
the receiver vector modulator need only apply a small-shift frequency translation to the 
Doppler shifted echo. This is applied simultaneously with the reference phase code
IrxO) = cos((i)2)r + 0(r-T)) (2.73)
~ sin(—co^ if + 0(f — t ) )  (2.74)
If the small frequency shift is adjusted in addition to the swept delay, the receiver’s vec­
tor modulator can compensate for the Doppler shift and increase the degree of coiTela- 
tion. When the conelation is at a maximum, the velocity can be determined from the 
magnitude and sign of the applied frequency shift. It should be noted that this scheme 
cannot compensate for the effect of the time varying delay on the comparison of the
phase codes. However, since the variation is small, compared to the actual length of the
digital phase code, it will only have a negligible effect.
Although this example has highlighted the use of binary phase codes in software 
radar, there is nothing prohibiting its use with poly-phase codes. In fact, given the 
inherent capabilities of the vector modulator, the features of software radar ar e more 
fully exploited if poly-phase codes are used.
2.4 Software radar systems analysis
In the preceding sections, the software radar concept has been shown to have excellent 
modulation flexibility for only a modest increase in complexity over conventional 
homodyne FMCW radars. By adding two vector modulators to the basic set of compo­
nents, the radar can apply and detect signals using any arbitrary modulation format.
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Having established the underlying principles and benefits of the software radar, the 
purpose of this section is to present an overall analysis of its performance. The analysis 
is based on the radar* being implemented as a single MMIC and includes an RF power 
budget, an estimation of the maximum detectable range and an estimate of DC power 
consumption. In addition to the RF front-end requirements, the software radar concept 
calls for a baseband subsystem that can generate very wide bandwidth modulation sig­
nals. Over the course of the preceding sections, the shortcomings of low-power silicon- 
based arbitrary waveform generators have been clearly established. Surprisingly, this is 
not a limitation of the available technology, but rather a lack of demand for such units. 
To overcome this dilemma, a purpose-built low-power radar waveform generator is 
proposed. Crircially, the generator is based entirely on commercially available PC com­
ponents.
2.4.1 RF power budget and maximum range
As mentioned in Section 1.3, the software radar concept originates from the desire to 
enable cunent single-chip MMIC radars to employ phase-coded signalling. This would 
reduce the transmit power requirements, improve resolution, and mitigate against inter­
ference. In addition, it would allow a commercial radar system to exploit the wealth of 
experience and investment made in CDMA technology. Although this PhD places a 
great deal of emphasis on implementing the software radar in MMIC form, there is no 
firndamental reason why hybrid techniques could not be used instead. The only disad­
vantage with the latter approach is the requirement for an increased number of RF 
interconnections, and unless they are highly reproducible and low-loss, they could out­
weigh any output power savings and other benefits that might be derived from the new 
architecture.
The block-diagram of the proposed software radar is shown in Figure 2.18 and it 
is intended that all of the RF front-end circuits be integrated on the same GaAs chip. In 
fact, the only functions that are not handled directly on-chip aie oscillator stabilisation, 
baseband modulation and DSP. Not only does this scheme eliminate the need for post­
fabrication assembly and tuning, but it reduces any RF loss and signal reflection 
between components to the point of insignificance. Consequently, any negative effects 
associated with the inclusion of the two vector modulators are minimised.
For software radar, the RF carrier should be generated directly at 76.5 GHz, 
rather than to use a multiplied lower-frequency source. As discussed in Section 1.2.3
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and as demonstrated in Chapter 5, multiplied sources occupy considerable chip area 
and have low efficiency. Given that most of the MMICs are to be fabricated by the Uni­
versity of Glasgow on a short 0.12 jiim gate length GaAs PHEMT process, there is suf­
ficient gain available for a fundamental oscillator. Using a standard PHEMT cell 
having a gate width of 100 jim, it is theoretically possible to design a bias-tuned oscil­
lator having a CW output power of 12.3 dBm. In practise, it is desirable to maintain 
some RF isolation between the oscillator and other parts of the radar. This is best
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Figure 2,18 Detailed schematic of the software radai*.
achieved using a two-stage buffer amplifier, which has approximately 15 dB of isola­
tion per stage. If such an amplifier is driven by an 8 dBm input signal, it will go into 
gain compression, because the output signal swing will drive the FET of the output 
stage below its pinch-off voltage. This, in tirni, will lead to the generation of harmonics 
and an increase in the oscillator’s phase noise. To avoid this situation, it is best to back­
off the expectations for the oscillator’s output power. Consequently, 4.3 dBm is an 
acceptable compromise.
The output signal fiom the VCO is amphfied by the buffer amplifier. If it has 8 
dB gain, the total output power of the source module is 12,3 dBm. The signal is then 
split by a 3 dB coupler into two branches. If it is assumed that the coupler has an inser­
tion loss of 0.5 dB, the signals entering the transmitter and reference branches will both 
have a power level of 8.8 dBm. The signal in the reference branch is then boosted by an 
additional one-stage buffer amphfier with 4 dB gain before being divided again. Using
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a 10 dB coupler for the division with 0.5 dB insertion loss, the power at the coupled 
port is 2.3 dBm and the power at the direct port is 11.9 dBm. The coupled output is 
then downconverted to baseband using a sub-harmonic mixer (HMIX) that is driven by 
a DRO. When combined with a loop filter, baseband amplifier and the VCO, the branch 
completes a PLL. By using a sub-harmonic oscillator as a stable reference source, the 
harmonic mixer’s baseband output can be used to stabilise the milhmetre-wave VCO. 
Returning to the 10 dB coupler, the signal from the direct port is split evenly and then 
used to drive the I and Q channels of the receiver downconveiter. This gives equal LO 
power levels of 8.4 dBm assuming an insertion loss of 0.5 dB as before.
Returning to the tr ansmitter branch, the output of the 3 dB coupler is passed to 
the transmitter’s vector modulator. Although the assigned 10 dB insertion loss value is 
optimistic, by comparison to the results discussed in Chapter 4, it is not unreasonable. 
Thus, the output of the vector modulator will be -1.2 dBm for an input power of 8.8 
dBm. The tr ansmitted signal is then amphfied by a three-stage amplifier, where the last 
stage is designed for maximum output power. At approximately 4 dB gain per stage, 
this gives a transmitter power of 10.8 dBm. After passing through an active circulator 
having a 2 dB insertion loss, the final transmit power becomes 8.8 dBm.
To evaluate the receiver, an equivalent noise model is shown in Figure 2.19. It 
differs from the radar schematic in one principal way. The I-Q  demodulator is repre­
sented simply as a mixer. Although the signal is actually spht into I and Q channels and 
demodulated independently, the baseband I and Q signals ar e eventually summed again 
in DSP before taiget detection takes place. As a result, the demodulator can be viewed 
as being single-ended for the purposes of determining the receiver’s overall noise fig­
ure. The individual values for noise figure for the different components are based on 
reported results for the most pait. For example, the low noise amphfier results are 
drawn from the work of the Fraunhofer Institute [61], the mixer from work by UMS 
[36], and the circulators from the Institute for Mobile and Satellite Telecommunica­
tions (IMST) [84] and the École Nationale Supérieure de Télécommunication (ENST) 
[85]. Since no compaiable results exist for vector modulators, the noise figure has been 
assumed roughly equivalent to that of a single-ended mixer. The baseband amphfier is 
based on data sheets for a conmiercially available component, from a manufacturer 
such as Analog Devices.
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Figure 2.19 Software radar receiver noise model.
To deteimine the overall noise figure of the receiver, the model shown in Figure 
2.19 can be viewed as a cascade of five stages. From the standard Friis equation, the 
noise factor of such a cascade is given by
,  ,  , ( ^ 2 -1 )  , ( ^ 3 - 1 )  , (•P’4 - 1 )  , (^ 5 - 1 )r  = r  1 H------ -------1----- —--h ——- —— +
G i  ^ 1 ^ 2  ^ 1 ^ 2 ^ 3  G J G 2 G 3 G 4
(2.75)
Where F  represents noise factor and G represents power gain. Noise figure NF is deter­
mined by conveiting to dB
V F(dB) = lOlog(F) (2.76)
If the values from Figure 2.19 are converted to magnitude format and substituted into 
equation (2.75) and (2.76), the resulting overall noise figure for the receiver is 12.7 dB. 
This compares favourably with reported radars. For example, the TRW integrated radar 
claims a noise figure of 10 dB, without considering the noise contribution of the base­
band amplifier [60]. This adds about 1 dB to the overall noise figure. Moreover, these 
reported radars do not include an active cficulator or a vector modulator in the receive 
path. It should be noted, however, that the latter component does little to raise the over­
all noise figure.
Having calculated the tiansmit power and the receiver noise figure, it is now pos­
sible to establish the maximum detection range of the software radar*. To do so requires 
the standar d radar range equation
/?4 _max
P ,G A ,o
(4jc) *^7’oB„F(Co/iVo), (2,77)
Where
-  Transmit power (W)
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G = Antenna gain
Ag = Effective aperture area (m^)
G  = Target radar cross-section (m^)
—23k -  Boltzmann constant ( 1.38 x  10 J/K)
T q -  Ambient temperature (290 K)
= Noise bandwidth (Hz)
F  = Receiver noise figure
(Cq/Vq),?,//! ~ Minimum carrier to noise ratio (CNR) at the receiver output 
From previous calculations, it has been estabfished that the radai* has a transmit 
power of 8.8 dBm and a noise figure of 12.7 dB. To determine the maximum detection 
range, the antenna gain, effective aperture, target radai* cross-section, noise bandwidth 
and minimum CNR must be specified. S tarting with the antennas, there are two 
approaches that appear* suitable for an MMIC radar. The first involves implementing a 
patch array directly on the transceiver substrate. Although this eliminates the need for 
interconnections, experimental results at 64.4 GHz indicate a gain of only 10.8 dBi and 
sidelobe levels of -5.8 dB [86]. Even with a dielectric lens, it is clear* that this fully inte­
grated approach must be investigated further before it can hope to achieve specifica­
tions approaching those given in Table 1.6. In the meantime, Chang et a l  [60] have 
developed a 3-in. hom-fed offset reflector that is compatible with their integrated trans­
ceiver*. In separate measurements of the antenna, they report a gain of 36 dBi. This 
value is a bit misleading because it does not incorporate any losses beyond those asso­
ciated with illuminating the reflector. If mismatch and ohmic losses arising fiom the 
MMIC to waveguide transition are taken into consideration, it would be quite reasona­
ble to expect the antenna’s gain to drop by as much as 10 dB. Thus, in the absence of 
any published results, an antenna gain of 26 dBi for an integrated radar* transceiver 
appears quite plausible.
The effective aperture area is a measure of the gathering power of the receiving 
antenna. Since the proposed radar* is monostatic, it can be related directly to the 
anteima gain by the following expression:
QX2
Ae = ~  (2-78)
For a free space wavelength of approximately 4 mm and gain of 26 dBi, this gives an 
effective aperture of 4.9 cm^.
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The target’s radar cross-section represents a ratio of the amount of power it 
reflects, per unit solid angle, to the surface power density of the incident wave. It can be 
viewed as a combined measuie of a target’s geometric cross-section, its reflectivity and 
its directivity. Given the widely varying sizes and properties of targets in an automotive 
radar environment, there is considerable scope for specifying this parameter. For sim­
plicity, it will be assumed that the smallest target that can be detected at maximum 
range is a 0.5 x 0.5 m^ flat metal plate viewed head-on. This is a reasonable assumption 
because it could be taken to represent the tail of a vehicle directly ahead. For this tar get, 
its radar cross-section is approximately 1 m^ [87].
The receiver bandwidth is another parameter that requires some interpretation. 
Basically, to limit the amount of noise power in the receiver, it is imperative that the 
noise bandwidth be made as small as possible. In order to properly specify this amount, 
it is necessary to consider all the operating modes for the software radar. For example, 
if the radar is operating in the FMCW mode, with the parameters specified in Section 
2.2.1, the maximum IF frequency is 470 kHz. By comparison, the FSK radar of Section 
2.2.2 occupies a much narrower bandwidth; only 22.6 kHz. However, it should be 
noted that a practical FSK radar is unlikely to use only two frequencies, and to recover 
the phase difference to a precision of r  implies that the IF signals must be well over­
sampled. For the phase-coded radar of Section 2.2.3, it would initially appear* that a 
very high bandwidth is required to support the rapid phase changes in the IF signal of 
equations (2.36) and (2.37). However, these signals are promptly integrated by the 
baseband receiver. Since the integrator behaves like a low-pass filter with a bandwidth 
of , the bandwidth can be reduced simply by integrating over more pulses. As it
is, using the example data from Section 2.2.3, a 1,023 bit long cycle generated at 400 
Mbps will repeat in 2.6 jis giving an effective receiver bandwidth of 391 kHz. Consid- 
er*ing the differing requirements of these three modes, it makes sense to perform all fil­
tering in the digital domain. Not only will this allow the filter to have a sharp roll-off 
and constant gr oup delay, but it will enable the receiver bandwidth to be adapted on a 
mode-by-mode basis. For the purposes of the present calculation, the bandwidth will 
be assumed to be 500 kHz. This is the worst case scenario.
The final unknown in the radar* range equation is the minimum CNR and it is 
related to the probability of detection. For a pulsed search radar, a target is said to be 
detected if the output from the integrator exceeds a prespecified threshold. Since the
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output contains both signal and low-frequency noise, there is a probability that a 
threshold crossing will be due to noise rather than from the signal returned by a target. 
Such an event is called a false alarm. Random noise fluctuations may also obscure a 
valid threshold crossing, in which case a target will go undetected. If pure white noise 
is assumed, the probability of either event occurring can be ascertained analytically. 
However, the determination is not a simple one because real targets behave as if they 
are a collection of independent time-varying reflectors.
The probability of detecting a fluctuating target in white noise is a problem that 
has been analysed by Sweriing [88]. In a landmark paper, Swerling asserts that all fluc­
tuating radar targets can be represented either independently or as a combination of 
four different models. The type I and II models apply to all targets that can be repre­
sented as a collection of independently fluctuating reflectors of approximately the same 
echoing area. By comparison, type III and IV models represent targets consisting of a 
single dominant reflector together with other smaller reflectors. Within this classifica­
tion, type I and III models are assumed to fluctuate slowly (i.e. from scan-to-scan), and 
type II and IV models are assumed to fluctuate quickly (i.e. from pulse-to-pulse).
For the automotive radar* application, the type I model appears to give the best 
representation of an automobile. The surfaces of the tail-end of a car* closely approxi­
mate a collection of independent reflectors of equivalent size. Moreover, since these 
reflectors are stationary with respect to the bulk of the vehicle, its radar cross-section 
does not vary quickly with respect to the pulse repetition rate. Having decided on a 
model, the next step is to refer to the appropriate Swerling curve. These are derived 
from the work of Swerling and appear in most standard radar* text books [89]. For 
example, the Swerling I model is represented by a series of graphs that show the prob­
ability of detection as a function of the receiver CNR and the number of pulses inte­
grated. Each graph in turn relates to a specified probability of false alarm. If ten 
r*etur*ned pulses are integrated and it is desired that the false alarm rate be no higher 
than lOT^, a probability of detection of 80% can be achieved for an CNR of 12 dB.
If all of these specifications are now substituted into equation (2.77) then the 
maximum detection range for the software radar* is 66 m. This is the result that would 
be expected for a single radar beam. For ACC applications, some scanning is required 
to track targets in adjacent lanes. As discussed in Sections 2.2.4 to 2.2.6, there are sev­
eral different electronic beam steering approaches. For example, if switched antennas
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are used, there will be an additional loss of 3 dB in the effective transmitted power. 
This occurs because the RF signal must pass twice through a switch with 1.5 dB inser­
tion loss. The lost power will reduce the maximum range to 56 m. Both amplitude and 
phase comparison monopulse techniques yield a similar reduction in maximum range. 
As discussed in Sections 2.2.5 and 2.2.6, the requirement for two separate receiver 
modules calls for twice as much LO power to downconvert the received signals to base­
band. Since the solid-state source for this radar is already at its maximum, this extra 
LO power can only be found at the expense of the transmit power. Once again, the 3 dB 
loss will reduce the maximum range to 56 m.
From the preceding calculations, it is quite clear* that improvements to the tr ans­
ceiver are required before it can achieve the performance levels established in the target 
specification of Section 1.2.5. Among the most critical is the requirement for* more 
transmit power. In order to offset the losses introduced by the antenna, it would appear 
that the transmitter* power should be increased to at least 18 dBm. Secondly, the radar 
could benefit from a lower receiver noise figure. Not only would this result in a higher* 
probability of detection, but it could also be used to offset the output power* require­
ments slightly.
The calculations above also omit to include several other* important aspects of the 
software radar* transceiver. Firstly, it has been assumed that all of the components, 
including the vector* modulators, ar e linear*. If there are any nonlinearities, par ticularly 
in the receiver, this could have a serious impact on resolution. For* example, if either the 
receiver vector modulator or mixer are nonlinear, then there could be intermodulation 
between multiple target retur*n signals. This would tend to broaden the spectrum of the 
returned echoes and could lead to masking effects similar to those encountered with 
noisy oscillators. Secondly, the vector modulators are driven by discrete baseband sig­
nals. This will introduce both quantisation noise and spurious components related to 
the baseband generator’s sample clock. Although the former component can be easily 
bounded using a fine voltage increment, the latter component could lead to significant 
distor*tion in the transmitted waveform if it is not adequately suppressed. Firrthermore, 
it may also cause modulation components to appear outside the 76-77 GHz bandwidth. 
All of these effects are worth investigating and form the basis for future work on soft­
ware radar*.
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2.4.2 Arbitrary waveform generator
To realise the flexibility of software radar requires an ultrafast low-power arbitrary 
waveform generator. In previous sections, generators based on high-speed ECL logic 
and low-power CMOS logic have been discussed. Although ECL logic is fast enough 
to achieve the required radar bandwidths, it consumes too much DC power and is too 
expensive to be a realistic alternative for mass-produced automotive radar. CMOS 
logic, by comparison, is cheap and consumes considerably less DC power. Although 
the fastest silicon ICs are still too slow for most practical radar* applications, the tech­
nology is advancing very rapidly. Within a few years, it is entirely possible that this 
limitation will be overcome.
As part of this PhD, a study was undertalcen to develop a design for a cheap arbi­
trary waveform generator using commercially available silicon ICs. Since these chips 
are mainly used in standard PCs, they are readily available in large tape and reel quan­
tities and are relatively inexpensive. To illustrate the principles of the proposed arbi- 
tr*ar*y waveform generator, the sample clock rate was chosen to be 100 MHz. Since the 
speed of silicon ICs is always increasing, the selection of this particular sample rate is 
arbitrar*y. Even now, the exact same design principles could be applied to an equivalent 
unit operating with a clock rate of 300 MHz or greater.
The key component in the arbitrary waveform generator is a CMOS static pipe­
lined burst random-access memor*y (SPB RAM). Ordinarily, this component is used as 
a cache memory to buffer data between a PC’s conventional RAM and the central 
processing unit (CPU). Consequently, it is designed to have an access time that is com­
mensurate with the computer’s main clock speed. Since it is difficult to generate 
addresses at such high rates, the RAM generates the two least significant bits of the 
address internally. This means that the RAM will write a 4-bit burst to each of its data 
pins for every address that is supplied to it. The memory chosen for the ar*bitrar*y wave­
form generator is an 8 Mbit RAM arianged in 36 blocks of 256 Kbits each. It is availa­
ble from SAMSUNG Electronics, under* the part number* K7A803600M [90]. Using 
the 100 MHz variant, the addresses must be supplied at a rate of 25 MHz.
The SPB RAM is a volatile memory. That is, whenever* the power* to the memory 
is removed, the data is lost. To restore it, the data must be written from a non-volatile 
source. For* the case of the arbitrary waveform generator, this source is a set of four 
American Micro-Devices (AMD) Am29F002NB CMOS boot sector flash memories
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[91]. These are 2 Mb ROM memories having 8 blocks of 256 Kb. With four of these 
chips, the entire contents of the 8 Mbit burst memory can be stored during power-down 
and written to the RAM at start-up. Since ROMs are much slower than static RAM 
(SRAM), different clock rates must be used to execute the read and write operations. 
The best way to switch between the fast read mode and the slow write mode is to use a 
clock driver that can be locked to more than one stable reference. The Motorola 
MC88915TFN100 low-skew CMOS phase-locked loop (PLL) clock driver cncuit can 
do just this as its VCO can be phase-locked to a primary or a secondary reference [92]. 
Consequently, the same lines on the printed circuit board can be used to distribute two 
different synchronising clock rates. This clock driver also has eight synchronised clock 
outputs; one at four times the reference frequency, six at twice the reference frequency 
(one of which is inverted) and one at the reference frequency.
The overall architecture of the proposed arbitrary waveform generator is shown 
in Figure 2.20. It is designed to generate four independent arbitrary control signals. 
This includes two channels for the tr ansmitter I and Q signals and two channels for the 
receiver I and Q signals. For a RAM having 36 output lines, these channels are 
arranged into groups of 8 bits and each one is assigned a ROM. Although this leaves 4 
of the RAM’s 36 data lines unused, this word size is not compatible with either the 
ROMs or the digital-to-analogue (D/A) converters. When the arbitrary waveform gen­
erator is first turned on, it begins the start-up procedure by simultaneously mapping the 
contents of all foitr ROMs to the RAM, using the slow write clock. This is indicated in 
Figure 2.20 by ClkW, which is 25 MHz or four times the Ref #1 frequency of 6.25 
MHz. The addresses for both the read and write operations are generated using five 20- 
bit synchronous binary counters. These, in turn, are comprised of five modulo-16 
74ACT161 presettable binary counters connected in a look-ahead carry arTangement 
[93]. Since the clock to the ROMs (ClkW 4-4) is a quarter the rate of the RAM clock 
(ClkW), it is necessary for the RAM to clock through all of its memory locations four 
times to complete the write operation. On each of the four sweeps, the two most-signif­
icant bits of the address are used to increment the base burst address. This means that 
the first burst address is written on the first sweep, the second burst address is written 
on the second sweep, and so on. To ensure that only one of the four burst bits is written 
on each cycle through the RAM, some biu'st control signals are required. They are gen­
erated by combining three of the clock driver outputs to produce rising and falling
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Figure 2.20 Proposed high-speed low-power ai*biti*aiy waveform generator.
edges at one quaiter of the rate of the RAM’s clock. A write can only occur between 
the first detection of the edge transitions and the beginning of the next ClkW cycle. 
These control signals are supplied to the RAM’s burst control inputs.
Once the write operation is completed, the ROMs and their address counters are 
disabled. The clock generator is then synchi'onised to Ref #2, a 25 MHz crystal giving 
a RAM clock frequency (ClkR) of 100 MHz. If the reference frequency output of the 
clock generator (ClkR -s-4) is then supplied to the input of the RAM’s address counter, 
the addresses will be generated at the appropriate rate of 25 MHz. The burst control 
inputs require only one set of rising and falling edges to initiate the burst read. After 
this point, the burst read will continue without requiring further changes in the inputs. 
The final level is fixed by disabling the combinational logic used during the write oper­
ation. The 100 MHz clock is also distributed to the four HI5721 D/A converters, manu­
factured by Harris Semiconductor [94]. These ar e based on a BiCMOS process, and as 
a result, account for a substantial portion of the DC power consumed by the arbitrary 
waveform generator (700 mW each). However, they are suitable for use up to 125 
MSamples/s.
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Within the ROMs, it is possible to store a a large variety of different modulation 
patterns. For example, they could contain FMCW patterns with different frequency 
sweep rates, FSK patterns with different frequency separations and full phase-code pat­
terns. Once these are all mapped to the RAM, they can be accessed individually, simply 
by changing the base address on the RAM’s address counter using its parallel load 
capability. A simple microcontroller is sufficient to effect these changes in modulation. 
The processor can also contr ol the initial write operation and the switch to the read 
mode.
This architecture is quite flexible and can be scaled to generate more than four 
synchronous channels. As will be discussed in Chapter 4, many practical I-Q  vector 
modulators require four control input lines instead of the two assumed thus far. This 
means that the complete software radar will require eight arbitrary waveform channels 
instead of the four shown in Figure 2.20. In terms of DC power consumption. Table 2.1 
presents an estimate for an eight channel aichitecture executing a read operation.
Table 2.1: Estimated DC power consumed by an 8-channel arb itrary
waveform generator.
Component Quantity DC Power
K7A803600M 2 3.2 W
74ACT161 8 2.0 W
HI5721 8 5.6 W
MC88915TFN100 1 0.5 W
Total 11.3 W
This is comparable to the 15 W of DC power consumed by a 1 GHz ECL arbitrary 
wavefonn generator, such as the Stanford microdevices STEL-2375A. However, this 
latter unit is rack-mounted and can only provide two independent channels compaied 
to the eight needed. Consequently, on a channel per channel basis, the CMOS-based 
unit consumes fom times less DC power. In terms of speed, it should be stressed that 
the 100 MHz sample rate was chosen as an example and not as a measure of current 
capability. Even now, SPB RAM’s are available operating at 300 MHz with clock driv­
ers and D/As to match. As desktop computers become faster and faster, the require­
ments for equally fast supporting components must also increase. Assuming this
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growth continues, the principles illustrated in this section may be applicable at 1 GHz 
sample rates in the very near future.
2.4.3 DC power consumption
In order to estimate the total DC power consumption of the software radar; it is first 
necessary to consider the DC characteristics of the transistors being employed. Figure 
2.21 shows a set of generic DC IV curwes that could apply equally to any FET. For all 
functions that involve gain, the operating range is bounded by on the current axis 
and between and on the voltage axis. This bound defines the complete
range of values over which the RF output voltage and curxent may swing. 
The peak current is a value slightly higher than (for which = 0). Since 
the gate of a PHEMT is a Schottky junction, it can withstand a small, built-in barrier 
potential before it turns on. The knee voltage defines the point at which the 
channel is completely open and is a point just below the onset of drain-source
avalanche breakdown.
Active components in millimetre-wave integrated radars, such as amplifiers and 
oscillators, are normally biased for class-A operation. This is because it gives maxi­
mum output power and minimum distortion. Given that all of the radai* signals investi­
gated so fai* employ a constant envelope, it would seem more logical to use a power 
efficient configuration, such as class-C. There ai’e three reasons why this is not done.
Load line
Quiescent 
bias point
dsq
Figure 2.21 DC-IV curves used for calculating DC power consumption.
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Firstly, there is very little gain available, even for a class-A device. Secondly, a class-C 
amplifier requires an output filter to remove harmonics and IMD. This is very wasteful 
of chip area and lossy. Thirdly, efficiency is not a major issue for an automotive radar. 
In relation to other electrical systems on an automobile, the power consumption of the 
radai' is slight.
For the case of class-A, the quiescent bias point is defined to be exactly halfway 
between both the voltage and cuixent bounds. From Figure 2.21, these quiescent values 
can be determined as follows:
y dsq ^ ds, max ^  k
^dsq =
(2.79)
(2.80)
The DC power consumed by the tiansistor is simply the product of these two values. 
Class-A operation gives maximum output power because it permits the RF voltage and 
cuixent waveforms to swing over the gieatest possible range of values. Since obtaining 
significant levels of output power is very difficult at W-band, all of the radai*’s active 
circuits (e.g. amplifiers and oscillators) are designed for class-A operation.
For 0.1 p-m gate length transistors at W-band, gate peripheries vary typically 
from about 40 pm to 200 pm  with 80-100 pm being the most commonly employed. 
These peripheries are distiibuted in either two or four gate finger geometries. For auto­
motive radar applications, transistors with 100 pm gate width offer sufficient RF output 
power to satisfy the transmitter requirements. Consequently, the entire radar chip can 
be realised with devices having 50 p,m and 100 p,m gate peripheries. Typical , y^ 
and Vfismiax values for these devices are given in Table 2.2 along with calculated DC 
power consumption for class-A operation.
Table 2.2: DC power consumed by single-stage active circuit blocks.
50 pm 100 pm
^ max 35 niA 70 mA
^ k IV IV
y ,ds,max 3 V 4 V
^ D C 17.5 mW 52.5 mW
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These figures can now be used to account for the DC power consumed by the 
active elements in the radar. The results are presented in Table 2.3. Referring to Figure 
2.18, this includes the VCO, two buffer amplifiers (i.e. for the VCO buffer and refer­
ence branch), PA, active circulator and LNA. The remaining components, namely the 
two vector modulators, the harmonic mixer and the I-Q  demodulator can be assumed 
to have zero DC power consumption. With the exception of the harmonic mixer, this is 
because they are passive devices that operate in the resistive mode when = 0. In 
the case of the harmonic mixer, which is biased at pinchoff (V^^ = -V ^), = 0.
Strictly speaking, there will be some constant cuixent drawn from the power supply, but 
it will be insignificant
Table 2.3: DC power consumed by the radar’s active MMIC components.
Component 50 pm stages
100 pm 
stages
DC power 
consumed Efficiency
VCO 1 0 17.5 mW 15.4%
VCO buffer 1 1 70.0 mW 24.3%
Reference buffer 0 1 52.5 mW 36.3%
Power amplifier 2 1 87.5 mW 13.7%
Active circulator 0 3 157.5 mW 4.8%
Low noise amplifier 3 0 52.5 mW
Total 437.5 mW
To complete the DC analysis of the software radar, it is now necessary to include 
the power consumed by all of the non-RF components. These components and their 
estimated power consumption are tabulated in Table 2.4. They include commercially 
available baseband amplifiers and the microcontroller chip employed to manage the 
functions of the arbitrary waveform generator. In order to work the total power con­
sumed by the software radar; the RF components and the baseband waveform generator 
are also included in the table. With all these contributions, the sum total power con­
sumption is 12 W. In spite of the fact that low-power components were used to design 
the arbitr ary waveform generator, it still accounts for 88% of the power consumed by 
the software radar. By comparison, the RF front-end and the DRO account for a mere 
4% and 3%, respectively. Clearly, to save power; reducing the demands of the arbitrary
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Table 2.4: Total DC power consumed by the software radar.
Component DC Power consumption Comments
Loop amplifier 12 mW 110 MHz Analog 
Devices Low-Noise High 
Speed AD8051 [95]
DRO 360 mW Nexyn Corporation 
Mechanical tunable free 
running DRO [96]
IF amplifiers x 2 10 mW 400 MHz Analog 
Devices Low-Noise High 
Speed AD8014 [97]
Microcontroller 10 mW Microchip Microcontrol­
ler unit PIC 16C55 [98]
RF components 437.5 mW From Table 2.3
Arbitr'ary waveform 
generator
11260 mW From Table 2.2
Total 12 W
waveform generator is a priority. This is purely a function of changes in the personal 
computer market. Fortunately, as the demands for high-speed portable computers 
increase, the demand for low-power components can also be expected to increase.
2.5 Summary
The intent of this chapter was to provide a complete overview of the radar techniques 
currently employed, or proposed, for ACC systems. Subsequent to this, a novel soft­
ware radar concept was introduced. It was then shown that this radar could adapt its 
modulation format entirely in software, without requiring any reconfiguration of the 
front-end hardware. This offers considerable advantages, as the automotive radar con­
ditions can change dramatically with variations in traffic volume, weather and roadside 
clutter. By adapting the signalling waveforms to suit the operational environment, the 
radar performance has the potential for significant improvement.
This chapter has presented a systems-level overview of the software radar that 
has included a complete RF and DC power budget. Although not investigated, an anal­
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ysis the IMD performance of the front-end would be a valuable contribution to the con­
tinuation of this work. The requirement for inexpensive low-power arbitrary waveform 
generation has also been addressed with the presentation of a purpose-designed unit 
based entirely on commercially available PC components.
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CHAPTER 3: Millimetre-wave MMIC metrology
3.1 Introduction
MMICs have become an intégral part of the dramatic growth in the wireless communi­
cations business [99]. Their small size, reproducibility and potentially low cost with 
volume production make them ideal for mass-produced consumer products such as cel­
lular telephones, paging systems. Blue Tooth and global positioning systems. Follow­
ing this success, manufactiu'ers of MMICs (better known as foundries) are now eager to 
extend their use to millimetre-wave frequencies, for applications such as WLAN, 
LMDS, and of course, automotive radar*. These new markets require advanced simula­
tion softwar e and test equipment if they are to be delivered in a timely fashion.
As mentioned in Chapter 1, this thesis has a two-fold objective. The first, which 
is covered in Chapter 2, is to establish the underlying principles and benefits of soft­
ware radar*. Having done this, the second objective is to describe how it might be imple­
mented in MMIC form. Since many of the current automotive radars are based on 
conventional waveguide or hybrid assembly, using monolithic technology ensures that 
this research remains precompetitive. The intention of this chapter* is to provide an 
overview of the simulation, modelling and measurement tools that were used to design 
and test the front-end components of the MMIC software radar.
3.2 Simulation techniques
Modem simulation tools have advanced considerably since the development of the first 
MMIC circuits [100]. They have now reached the stage where they offer the designer a 
completely integrated design environment capable of managing all aspects of MMIC 
design, from initial circuit specifications to design r*ule checking (DRC). Typically, this 
computer aided engineering (CAE) design environment features a str*uctur*ed file man­
agement scheme, schematic editor, synthesis tools, component libraries, simulation 
engines with optimisation capability, output data displays, layout editors and DRC. By 
providing the designer with a complete set of tools, within the framework of a single 
package, the MMIC design cycle can be executed with far greater efficiency.
To design W-band MMIC radar* circuits requires a considerable investment in 
simulation capability. At these frequencies, the guided wavelength is of the order of 
1 mm and, as such, the circuit must be defined by distributed circuit elements down to
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a resolution of a few microns. Accurate design also requires that all elements, active 
and passive, be well characterised.
For millimetre-wave circu it designs involving nonlinear elements such as 
PHEMT devices, there are three main analysis types that are used: DC analysis, linear 
analysis and harmonic balance analysis. Using these three, it is possible to establish a 
circuit’s quiescent operating point and its behaviour under small- and large-signal 
steady-state operating conditions. Although transient time-domain simulation of such 
circuits is theoretically possible, it is inherently unsuitable for W-band circuit design. 
At such high frequencies, the Nyquist sampling rate demands that all calculations be 
performed using an impossibly small time step. In practise, this means that to reach 
steady-state from start-up takes far too long, and places excessive demands on compu­
ter CPU time and memory. The principles underlying the three main analysis types will 
now be discussed.
3.2.1 DC analysis
DC analysis is used to establish a circuit's quiescent operating point in response to 
applied steady-state bias levels. To do this, the simulator must replace all circuit com­
ponents with their DC equivalents. Thus, all capacitors, AC coupled lines and gaps 
become open circuits and inductors become short circuits. Transmission lines are 
replaced by DC resistors, with values determined by their length, cross-sectional area 
and conductivity. Linear* components are replaced by their real conductances at zero 
frequency and nonlinear components by their analytic DC functions.
Since the circuit may contain nonlinear* components, the problem of deter*mining 
the node voltages and branch curxents becomes quite complicated. The simulator must 
solve a system of N  nonlinear equations witli N  unknowns, where N  corresponds to the 
number* of circuit nodes. With the exception of trivial examples, such systems of equa­
tions can only be solved using numerical methods. The most commonly used is the 
Newton-Raphson iterative method. This is best described for the case of one linear* and 
one nonlinear* equation and two unknowns, as depicted in Figure 3.1, In this approach, 
the nonlinear analytical expression is replaced by a straight line having a slope equal to 
its tangent at the initial condition. For the simple case shown in Figure 3.1, the result of 
the first iteration is simply the intersection point between the response of the linear* 
expression (/^  = I  -  V y  R ) and the linearised nonlinear expression. Using the inter­
section point as the basis for the next iteration, the process continues until the differ-
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Figure 3.1 Graphical interpretation of Newton-Raphson iteration.
ence between successive iterations drops below a specified threshold. For more 
complicated systems of nonlinear equations, the tangents are represented by the Jaco- 
bian matiix, whose {i, j )  enti*y is the partial derivative of the ith equation with respect 
to the jth  variable. Solving the resulting Hnear system of equations is fairly straightfor­
ward and proceeds using standard methods such as Lower-Upper triangular' (LU) fac­
torisation and back substitution. Once calculated, the solution provides the initial 
values for the next iteration.
When solving nonlinear systems of equations, there is a distinct possibility that 
the analysis procedure may converge to an incoiTect solution. Although it may be valid 
mathematically, it has no physical significance. To avoid this problem, CAE packages 
use a variety of techniques to ensure that the correct result is obtained. One such tech­
nique is to use source stepping, where the initial node voltages are talcen to be zero and 
the applied sources are dampened to a fraction of their full value. As the analysis pro­
ceeds, the damping on the sources is gradually relaxed.
3.2.2 Linear analysis
The linear- circuit simulator is used to analyse the steady-state response of a circuit that 
does not exhibit variations in input RF signal level. It can also be used to analyse a non­
linear circuit under small-signal excitation conditions. In other words, when the RF 
signal is much smaller in magnitude than the quiescent bias levels. The simulation pro­
cedure starts by representing all circuit components in the phasor domain. For lumped 
and distiibuted components, these are determined from stored analytic equations. Lin­
ear models, which are composed of lumped components, can be broken into these con­
stituent parts and similarly converted to the phase domain. If there ar e any nonlinear
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components, the simulator must first run a DC simulation followed by a harmonic bal­
ance simulation. If the input RF power to the biased nonlinear component is made very 
small, the resulting power-dependent response should approximate the small-signal 
behaviour. This conversion process is completely transparent to the designer.
With all of the components represented as phasors, the circuit is now represented 
by a large web of interconnected nodes. This network can be defined by an equivalent 
set of N  coupled linear algebraic equations, where the N  unknowns are the complex 
phasor-domain voltages at each node. Compared to the DC simulation, which is repre­
sented by a nonlinear* system of equations, the numerical solution of the linear* system 
does not require iterative solution methods. It can be determined directly using stand­
ard numerical matrix solution methods, such as LU factorisation and back substitution. 
To improve speed, many linear simulators also use sparse matrix solution methods, in 
order to exploit the fact that most of the matrix entries are zero. Based on the solution, 
the node voltages can be related to the branch currents in the network and any of the 
S -, Z -, 7 -, G - and //-param eters can be derived. For 2-port networks, most CAE 
packages provide post-processing to obtain simultaneous conjugate matching coeffi­
cients, gain circles, stability circles and the Rollett stability factor.
L inear analysis techniques are used extensively for designing W-band radar 
MMICs, particularly for passive vector modulators. The techniques can also be used to 
obtain preliminary design results for oscillators, mixers and amplifiers. For example, 
by varying the feedback network parameters when designing an oscillator, linear analy­
sis techniques can be used to maximise the negative resistance at the input port. More­
over, this analysis type can also be used to ensure that the resonator network will 
satisfy the oscillator start-up conditions. These initial linear designs form an excellent 
basis for further refinement and improvement using harmonic balance techniques. Sim­
ilar approaches can be used for amplifier and mixer designs.
3.2.3 Harmonic balance analysis
For steady-state analysis of general nonlinear MMIC circuits, stimulated with large- 
signal input sinusoids, harmonic balance is the preferred simulation engine. It can be 
used to design oscillators, mixers and power amplifiers or any other circuit that can be 
derived from these fundamental circuits. Designing nonlinear circuits can be quite dif­
ficult since the process being modelled is inherently complicated. As a result, it is nor­
mal to begin the design using linear* design techniques. Once an acceptable linear
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design is obtained, harmonic balance can be used to refine the design and to make 
large-signal predictions.
In harmonic balance, the circuit is partitioned into a linear* subcircuit and a non- 
hnear subcircuit, as shown in Figure 3.2. If there are N connections between the nonlin­
ear components and the linear components, then there will be N  ports in the nonhnear 
subcircuit. Each one of these ports connects to the hnear* subcir cuit. In addition to the N  
connections, the linear subcircuit has M  ports for sources and loads. To make the parti­
tion possible, the simulator must first decompose any nonlinear* models by separating 
their* linear portions, such as fixed resistances and reactances from the nonlinear* volt­
age dependent capacitances and transconductances. The linear* components are then 
added to the external linear* network. At first glance, forming this partition from a com- 
phcated circuit topology is difficult to imagine. Nonetheless, it is always possible to re- 
ariange the nodes such that separation is achieved.
Independent 
sources and/or 
loads
PortM Poitl
Port A2 Port 2
Linear
subnetwork
Port A/M Port V
► o-/  +K,
Port I
Port 2
Nonlinear
subnetwork
Port V
Figure 3.2 Circuit par titioning in harmonic balance.
The aim of harmonic balance is to determine the response of a nonlinear network 
to input signals that are sinusoidal. As a result, the solution is expected to be a complex 
Fourier series having frequency components that are harmonically related to the input 
signals. The solution can also contain mixing products of both the fundamental and 
harmonics of the input signals. The analysis begins by running a DC simulation to 
establish the quiescent voltages at each node in the chcuit. This is followed by a linear* 
simulation of the entire circuit to establish an estimate of the AC voltages and currents 
at the connection points between the linear and nonlinear* subcircuits. These AC node 
voltages, represented by phasors, are then inverse Fourier transformed to obtain peri­
odic time-domain equivalents. Using the transfor*med voltage waveforms, conespond- 
ing current waveforms can now be determined. This solution is obtained by finding the
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Steady-State response of a system of nonlinear ordinary differential equations (ODEs), 
where the forcing functions are the sinusoids at the A interconnection points. The tech­
nique for solving nonlinear ODEs uses a combination of Newton-Raphson iteration 
and numerical integration. The resulting cuiTents aie then reconverted to the frequency- 
domain and represented as excitation sources to the linear chcuit network. By solving 
the linear system in the phasor-domain, for all harmonics and mixing products of the 
input signals, a new set of junction voltages ar e determined. The process now proceeds 
by forming a new estimate of the junction voltages, lying somewhere between the two 
previous results and by repeating the time-domain calculations. Convergence occurs 
when the change between successive iterations dwindles to a prespecified value.
There are several drawbacks to harmonic balance. Firstly, since harmonic bal­
ance is an iterative solution process that aims to minimise the difference between the 
currents in the linear network and the cuiTents in the nonlinear network, it has no guar­
antee of convergence. Secondly, as the number of excitation frequencies increases, the 
mathematical complexity of the problem can require excessive amounts of computer 
memory and processing power. This latter concern has been addressed in commercial 
CAE packages, with the advent of the Krylov subspace solver. For a modest loss in 
accuracy, the Krylov subspace solver substantially reduces memory and processing 
power requirements. Finally, harmonic balance simulation is not always the most accu­
rate engine for predicting intermodulation distortion. Since intermodulation products 
tend to be wealc signals, they can become obscured by the numerical noise that is gen­
erated by the repeated apphcation of the FFT algorithm.
In spite of these disadvantages, harmonic balance is still an exceptionally power­
ful analysis tool. It has been used in this resear ch to simulate a large variety of MMICs. 
For amplifiers, harmonic balance can be used to estabhsh the optimal load termination 
that gives maximum output power and can simulate the effects of gain compression. 
For mixers, it can be used to calculate conversion loss, port isolation and return loss. 
Many integrated CAE packages also contain additional tools to aid in oscillator design. 
Since an oscillator is a continuous feedback loop, harmonic balance can be used in 
conjunction with special non-intrusive signal injection ports to calculate closed-loop 
transfer functions. CAE packages also provide additional routines to iteratively solve 
for the oscillation frequency and RF loop power.
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3.3 CAE software
At present, there are four major CAE packages that aie suitable for W-band circuit 
design, namely Agilent EEsof EDA Series Agilent EEsof EDA ADS™, Ansoft 
Serenade Desktop™  and Applied Wave Research Microwave Office™. For the present 
work, the Series package was used. It was chosen because it is a mature design 
environment and is well supported by MMIC manufacturers and third-party softwaie 
vendors. The majority of the W-band circuits that were designed for this PhD research 
were for the Marconi Caswell Ltd. H40 process and the University of Glasgow 0.12 
pm process. In the case of the former, Mai'coni Caswell provides active and passive ch ­
cuit models that are exclusively for use in Series Since the University of Glasgow
does not presently offer through-wafer processing, all circuits designed using their 
process must be in CPW. At the time the circuits were designed, the only package that 
could model such structures, with any degree of accuracy, was Series To do so
requires the COPLAN^^^ CPW library, a third-paity add-on module from the IMST. 
These two design tools will now be briefly introduced.
3.3.1 Agilent EEsof EDA S e r ie s  6.1
Often refeiTed to as Series for short, this package was originally developed by the
EEsof company that was subsequently acquked by what is now Agilent Technologies 
(formerly known as Hewlett Packard). Series refers to a whole suite of tools for 
chcuit, system, planar electromagnetic and layout design. The total package is offered 
in a large variety of configurations, with numerous add-on options. The design environ­
ment itself has a very distinct look and feel to it as it is structurally divided into four 
major working areas. It has a schematic window (for editing designs), a synchronised 
layout window, a test window (for specifying simulation controls) and a global defaults 
window. By separating the test controls from the schematic, it is relatively simple to 
generate standard test templates that can be re-used for investigating different circuits. 
As part of this research project, three main templates were designed and used for DC, 
hnear and harmonic balance simulation, respectively. Although Series offers an
automatic layout program, this could not be used for the majority of the chcuit designs, 
either because they were too speciahsed or because the MMIC foundry did not supply 
scalable artwork. Series also contains a filter synthesis tool (E-Syn™), a spice-
hke transient time simulator, complete systems-level analysis tools (Omnisys™) and a 
planar electromagnetic simulator (Momentum™). Unfortunately, these features could
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not be exploited because of the exceptionally high design fiequencies. At W-band, the 
time-domain techniques become impractical and models become highly inaccurate if 
not completely invalid. This frequency limitation applies, to some extent, for the har­
monic balance tools as well. For such high frequency nonlinear circuits, accurate simu­
lation requires that the active and passive element models be valid at the design 
frequency and at higher-order harmonics as well. Since it is not possible to confirm 
their accuracy at such high frequencies, there is considerable room for discrepancy 
between simulated and measured results. In conclusion, although Series is an 
excellent package with a vast array of design tools, only a fraction of these can be used 
for W-band circuit design. In addition, the simulated results only give a rough indica­
tion of the chcuit's final perfoimance. Nonetheless, given the alternative of designing 
complicated circuits by hand, it remains an invaluable tool.
3.3.2 IM ST GmbH C O flA A ™  2.3
COPLAN^^ is a third-party library module that can be added onto Series /V^m (and 
more recently the Advanced Design System, ADS™) to simulate complicated coplanar* 
waveguide circuits. CPW is a uni-planar* RF guided-wave medium, whereby the ground 
planes are located adjacent to the signal conductor*. Furthermore, all metalisation is on 
the same side of the semiconductor* substr ate. This medium avoids the requirement for 
expensive backside and through-wafer* processing, fir most commercial CAE packages, 
there exist resident CPW component libraries, but they are usually sparse and contain 
only simple transmission lines, open circuit stubs and short circuit stubs. COPLAJSP^^ 
was specifically designed to address this deficiency, as it offers a hbrary of components 
that puts CPW on a par with microstrip. The reason for this deficiency is rooted in the 
electromagnetic (EM) nature of the CPW structures themselves. Unlike microstrip, EM 
propagation in CPW is not easily confined to a single quasi-TEM mode. To suppress 
other modes, airbridge structures need to be included at junctions, bends and in long 
line segments to ensure that the potential difference between left and right ground 
planes remains constant. These structures both disturb the EM fields and add shunt 
capacitance. This cannot be accommodated for* by the sort of emphical equations used 
for* modelling microstrip junctions and bends. The situation is further compHcated by 
the fact that CPW structures are represented by many more input dimensions than 
microstrip. For* example, a transmission line in CPW must be defined in terms of its 
width, the substrate thickness, the metahsation thiclcness and the slot spacing between
© Douglas S. McPherson Commercial-in-confidence
89
signal and ground. For accurate representations of these structures, COPLAN^^ 
invokes its own Finite Difference Method (FDM) and fits the results to an empirical 
model. Some of the model's parameters are scalable, meaning that it is not always nec­
essary to repeat the EM simulation every time a single dimension is changed. As a 
result, COPLAN^^^ is the first package that allows hybrid EM/circuit simulation and 
parameter optimisation. The COPLAISA^ fibraiy integrates seamlessly into Series 
and ADS^^, allowing the components to be manipulated on a schematic in exactly the 
same fashion as the components of the simulator’s resident libraries. The available 
COPLAN^^ components are divided into two independently licensed component 
libraries, as shown in Table 3.1. COPLAN™ also has integrated scalable artwork that 
allows for synchionisation between schematic and layout. An extensive set of foundry 
default options allows the COPLAN™ elements to accommodate considerable varia­
tion in process paiameters such as different layer overlaps and airbridge geometries.
Table 3.1: CPW components available in COPIAN^^ (version 2.3).
Libraries Available models
Distributed Transmission line, open, short, gap, step, taper, air­
bridge, bend, T-junction, cross, inter-metal via
Lumped/coupled
line
Interdigital capacitor, rectangular sphal inductor, thin 
film resistor, metal-insulator-metal (MIM)-capacitor 
(series/shunt), iV-coupled lines
COPLAN^^^ was used extensively in this PhD research, mainly because most of 
the chcuit designs were intended for the University of Glasgow 0.12 pm foundiy proc­
ess. Since this process does not include backside or though-wafer processing, CPW 
structures were used out of necessity, rather than by choice. The COPLAN^^^ model 
library is verified by IMST to be accurate up to 67 GHz. This accuracy was further val­
idated up to 120 GHz at the University of SuiTey, for distributed elements only. The 
lumped element and coupled-line fibraiy was found to be in poor agreement above 40 
GHz. It was found that the coupled-line models substantially overestimated the amount 
of coupling. Moreover, interdigitated capacitor and spiral inductor models were found 
to have no agreement whatsoever with measured results. With the exception of MIM 
capacitors and thin-film resistors, the designs for the University of Glasgow aie based 
only on the verifiable distributed element library.
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3.4 Active device modelling
A fundamental requirement for the design of nonlinear MMIC ckcuits is the availabil­
ity of adequate device models. Without them, it is simply not possible to carry out any 
meaningful nonlinear circuit analysis. Even if they are available, the quality of the 
model acts like an intrinsic limiting factor on the accuracy of the results that can be 
achieved in nonlinear circuit analysis. Generating accurate nonlinear models is an 
extremely complicated and difficult task that is usually assigned to one or more engi­
neers on a full-time basis. A typical nonlinear model may contain more than twenty 
separate circuit elements, many of which are frequency and bias dependent. In order to 
develop a successful model, most of these parameters must be painstakingly extracted 
from measurements or calculated from the underlying physics of the device. At W- 
band, the particular* structure and geometry of the devices can play a significant role in 
their behaviour. Consequently, the nonhnear model may have to be adapted in order to 
achieve the deshed level of accuracy.
A nonhnear model describes the response of a system to a stimulus, wherein the 
nature of the response itself is a function of the stimulus. If this system is a transistor, 
the model will represent its response to any arbitrary RF input signal under any apphed 
DC bias conditions. One of the key assumptions of almost any nonhnear circuit model 
is that it is quasi-static. In other words, all quantities in the nonhnear circuit elements 
are assumed only to be functions of the instantaneous values of the controlhng varia­
bles. One of the main implications of the quasi-static assumption is that parameter 
determination is greatly simphfied. For example, the voltage-ciuTent characteristic of a 
nonlinear resistor can be determined entirely from DC measurements. Similarly, the 
bias dependence of a nonhnear capacitor can be determined exclusively from small- 
signal steady-state measurements. Since a nonhnear model is completely defined by 
such elements, it can be based enthely on DC-IV and small-signal 5-paiameter meas­
urements.
When this PhD was first started, the University of Glasgow did not have a nonlin­
ear* model for any of their PHEMT devices. As a result, it was necessary to develop one 
in order to carxy out nonhnear simulations. Since the extraction of nonhnear models is 
a significant undertaking, especially for short gate-length devices, the most viable solu­
tion to the problem was to use a new commercially available generic transistor model 
from  the IMST. This section w ill describe the Transistor Parameter* Scalable
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(rOPA^TM) model and the efforts to extract suitable parameters for it. Once extiacted, 
the model was an indispensable tool for simulating many of the W-band radai* circuits.
3.4.1 TOPAS™ model
The TOPAS^^ model is a new generalised nonlinear model suitable for representing 
any FET [101]. It uses a consistent implementation that ensures good agreement 
between DC, small-signal and large-signal performance. Unlike many other standard 
models, rOPA^^i^t is considerably more versatile. It does not assume particular func­
tional relationships between the applied signals and its critical transconductance and 
nonlineai’ capacitances.
Like any nonlinear model, TOPAS^^^ is divided into a bias-invariant extrinsic cir­
cuit and a bias-dependent intrinsic circuit. These two components of the model aie 
shown in Figure 3.3. The extrinsic circuit is used to take into consideration the effects 
of the transistor's terminals. These include the equivalent terminal inductances L q , Lj^ 
and L^; resistances R q , R j^  and R^, and capacitances CpQ and Cpj^, Contained 
within the extrinsic circuit is the main active device model or intrinsic circuit. It con­
sists of two diodes, and the input resistance the
output conductance V ^ hxed capacitance C, and four voltage-controlled
A/W
-æ-
cPG
6 S
Figure 3.3 The TOPAS^^^ large-signal equivalent circuit.
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cun'ent sources, , 12 , /g and These cuiTent sources are critical, as they account 
for the majority of the transistor’s overall behaviour. They are defined as follows:
v ^ )  ■ ^  (3.1)
3v jh  = (3,2)
4  = Q / (  V  (3.3)
^ds^^ss> ^ds^ (3-4)
W here, Cg/(Fg^, F ^ ) ,  and Q /(F ^ ^ , F ^^  are nonlinear capaci­
tances that are a function of both teiminal voltages. The significance of the prime nota­
tion will be explained shortly.
The equivalent circuit for the TOPAS^'^^ model is virtually identical to the stand­
ard nonlinear FET models, such as Tajima et al. [102], Curtice et al. [103], Materka et 
a l  [104] and Statz et al. [105]. However, the model itself is implemented quite differ­
ently. Firstly, TOPA5™ uses cubic splines (instead of fixed algebraic functions) to 
express the dependencies of the intiinsic elements on the external terminal voltages. 
This makes it much more versatile. Secondly, many conventional nonlineai* FET mod­
els have difficulty fitting a device’s DC-IV characteristic and its high-frequency output
conductance simultaneously [106]. This occurs because both characteristics are highly
dependent on the output conductance parameter. To eliminate their interdependence, 
the TOPAS^^^ equivalent circuit includes the additional DC blocking capacitor C in the 
same branch as the output conductance. This allows the output conductance to be opti­
mised without adversely affecting the DC-IV fit. This feature is mentioned again in 
Section 3.4.4. Finally, most nonlineai* models exhibit discrepancy problems between 
large- and small-signal performance. That is, when the large-signal model is simulated 
at very low input RF signal levels it does not converge to its expected small-signal 
behaviour. To fully appreciate the source of this discrepancy and how it is circum­
vented by the TOPAS^^ model, it is necessary to digiess.
The problem arises because capacitances in nonlinear models are normally repre­
sented in the circuit simulator as voltage-controlled charge somces [107]. When these 
sources are defined by more than one terminal voltage, special measures must be 
implemented to ensme that the conversion to the chaige source model will evaluate to
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the same result as the small-signal capacitor model. Consider the definition of capaci­
tance
Capacitance = ^  (3,5)
W here Q is the charge on the capacitor terminals and V  is the voltage difference 
between them. If this capacitor is a function of two voltages, equation (3.5) can be writ­
ten as
v„) = (3.6)
Where and Vp aie the local voltage across the capacitor’s terminals and the remote 
voltage across some other point in the circuit, respectively. This coiTesponds to the 
small-signal capacitor shown in Figure 3.4(a). If equation (3.6) is now integrated, it is 
possible to see how a bias dependent capacitor C(F^ , F^) can be used to generate a 
coiTesponding chaige source Q(Vp, Vp) in the lai'ge-signal model, as shown in Figure 
3.4(b). The chaige is
~ Jq F^)(iu 4-Qq(F^) (3.7)
However, as a result of the partial integiation, equation (3.7) introduces a new function
QQiVp) that expresses the charge on the capacitor when F^ equals zero. If Qq is not
chosen appropriately, then a discrepancy will arise.
To overcome the discrepancy, it is imperative that the cuiTent flowing thiough the 
capacitor be the same for the small-signal capacitor model as it is for the large-signal 
charge source. For a capacitor or char ge source, defined in terms of two terminal volt­
ages, the two definitions of curr ent are as follows:
. dQ iV^, V«)lr> =e  J t
^  agCVz.. VR)dVL d Q iy p  VR)dVR (3.9)
dV I dt ^  dVp dt
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y .
(a)
dt
c(v„v,)
i = Æ + c  ^« dt ^  dt
Vr Vl®  QK<Vr )
(b)
y . y y ,  v A ‘c = c '( v „ v ,} dt
(0 (d)
Figure 3.4 Representation of a nonlinear capacitor: (a) small-signal model,
(b) large-signal model charge source, (c) linearisation of a 
charge source, and (d) chai'ge source converted to an equivalent 
current soui*ce.
If the charge source is represented as an equivalent linearised model, there is now a 
new element called a “transcapacitor” that is unavoidably introduced. This transcapaci­
tance is shown in Figme 3.4(c) and is expressed as
aacV i, Vg)Cy = dv, (3.10)
The existence of transcapacitances is often refeixed to as the principal source of dis­
crepancy between nonlinear models and measured small-signal behaviour in FETs 
[107]. To eliminate them, Îq must be equal to and this is only possible when
Cy = dV n =  0 (3.11)
If equation (3.7) is now substituted, this relationship becomes
w i l 'C ( u , V g ) d u _ ay , (3.12)
Solving for Qq
Go — ” J  C{u, V du (3T3)
For a particular value of y^  = y^g , it is now possible to remove the effects of the 
transcapacitance from the computation of the chai'ge source. Consequently, one way to 
overcome the discrepancy is to include equation (3.13) in the calculation of the stored 
charge of the nonlinear capacitor. Surprisingly, this method is not used in the evalua-
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tion of the TOPAS™ model. In order to avoid integration altogether, TOPAS™ trans­
forms the nonlinear capacitances into equivalent voltage-controlled current sources. 
This is shown in Figure 3.4(d) with the cuirents given by
a y .
dt (3.14)
This is exactly the same result given by equation (3.8), so it will definitely converge to 
the small-signal model under low input power conditions. The primed notation is used 
to indicate a paiametric capacitance; one that varies instantaneously with changes in 
both y^ and y ^ . In the model, this capacitance is determined using a Taylor
series approximation of the extiacted small-signal capacitances. Once implemented, 
this capacitor formulation will ensure that the nonlinear equivalent circuit of Figure 3.3 
converges to the small-signal equivalent circuit shown in Figure 3.5 under conditions 
of low input RF power.
As a final note, it may appear that the T0FA5™ solution is an obvious way to 
avoid the discrepancy. Although this is true, there aie two reasons why this approach 
has not been widely implemented. Firstly, nonlinear simulators (e.g. harmonic balance) 
do not give access to the model’s internal node voltages, as all internal calculations are 
based on equivalent charges [108]. Secondly, the simulator is equally unlikely to give 
access to the internal time steps used at mn-time. In spite of this, both of these prob-
-AAAr
— æ > —
c j v . v j :
AAAr D
C
Figure 3.5 The TOPAS™ small-signal equivalent circuit.
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lems have been investigated and solved by Follmann et al. [101,108]. Regretably, they 
have not provided a detailed explanation of their solution.
Since the TOPAS™ model is quasi-static, only small-signal ,5-parameters and 
positive drain DC-IV curves aie required to extract its parameters. The extraction pro­
cedure for the TOPAS^'^ model uses techniques that are similai' to those employed for 
small-signal modelling. It begins by determining the extrinsic paiameters. These are 
then used to de-embed the extrinsic circuit from the measured S'-pai'ameters and to 
obtain the inner voltages and as follows
V  = (3.15)
^ds' -  ^ds ~ ^ds^^gs’ (3.16)
The exact techniques used to determine the parameters and to perform the deembed­
ding will be reviewed in Sections 3.4.2 and 3.4.3. With the measured S'-paiameters 
deembedded, the intrinsic paiameters are then extracted as a function of the inner volt­
ages and . This also follows standard small-signal model extraction proce­
dures. The result is a set of intrinsic parameters for every measured bias state. At this
point, the TOPAS^^ model vaiies from conventional nonlinear FET models. In order to 
represent the variable intrinsic paiameters, many models apply numerical techniques to 
fit the intrinsic parameters, to predetermined nonlinear equations [102-105] or polyno­
mials [109]. As mentioned previously, TOPAS™ makes no such assumptions, and 
instead, uses two one-dimensional splines to interpolate the extracted intrinsic par ame­
ters as a function of the outer terminal voltages y  and y ^ . To minimise the spline 
interpolation eiTor, the small-signal measur ements must be made over a fairly fine volt­
age grid and all of the extracted data must be oversampled. The final spline coefficients 
are then saved in a simulation file, which is recalled from within the circuit simulator.
Until very recently, the TOPAS™ model could only be used within the Agilent 
EEsof EDA’s Series simulator. At the time of writing, the equivalent version for 
Agilent EEsof EDA’s Advanced Design System (ADS™) was only in the Beta stage. 
The model is only compatible with these two platforms because it uses its own run­
time code. This code behaves like a subroutine and has only been written to link to the 
two specific simulator packages mentioned above. To use it is necessary to
purchase two components: a stand-alone extraction tool, accepting bias-dependent S -  
parameter measurements and DC-IV curwes, and an add-on module for the simulator.
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As pait of this research, the TOPAST^ equivalent circuit was used to model the 
large-signal behaviour of a University of Glasgow 0.12 pm PHEMT having two 50 pm 
wide gate fingers (also refeired to as 2 x 50 pm). Although the University of Glasgow 
fabricates other gate geometries, sample devices were either unavailable or not func­
tioning as expected at the time the extractions were performed. For this device, a series 
of 5-parameter measurements were carried out over a very fine voltage grid, in keeping 
with the cubic spline interpolation requirements. The ranges for the independent V 
and voltages are stated in Table 3.2. This coiresponds to a total of 21 x 28 = 588 
individual 5-parameter measurement sets, each of which is collected over the fre­
quency range of 45 MHz to 120 GHz. The measurements were made using a PC con­
troller connected to an Agilent Technologies 8510XF vector network analyser (VNA). 
For further details, the reader is referred to Section 3.5.3, The DC-IV curves for the 
extraction were collected three times, once at the beginning of the small-signal meas­
urements, during the small-signal measurements and after the small-signal measure­
ments. All three datasets were identical, indicating that the device suffered no damage 
in the process of making the measurements. The actual voltages used for the DC-IV 
trace ai*e the same as those shown in Table 3.2, Once all the data is collected, it is then 
possible to run the TOPASA^ extraction program.
Table 3,2: Bias ranges for TOFA5™ model extraction.
Bias voltage Measured bias points
+0.4 V, +0.3 V, +0.2 V, +0.1 V, +0.0 V, -0.1 V, -0.2 V, 
-0.3 V, -0.4 V, -0.5 V, -0.6 V, -0.7 V, -0.8 V, -0.9 V, 
-1.0 V, -1.1 V, -1 .2  V, -1.3 V, -1.4 V, -1.5 V, -1.6 V
+0.00 V, +0.05 V, +0.10 V, +0.15 V, +0.20 V, +0.25 V, 
+0.30 V, +0.35 V, +0.40 V, +0.45 V, +0.50 V, +0,60 V, 
+0.70 V, +0.80 V, +0.90 V, +1.00 V, +1.25 V, +1.50 V, 
+1.75 V, +2.00 V, +2.25 V, +2.50 V, +2.75 V, +3.00 V, 
+3.25 V, +3.50 V, +3.75 V, +4.00 V
3.4.2 Extrinsic extraction
Proper extraction of the model’s extrinsic parameters is absolutely vital. If errors are 
made at this point they can have a substantial impact on the overall success of the fit­
ting process. The TOPAS™ extraction tool uses conventional techniques to determine
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these values. The extraction is based on two small-signal 5-parameter measurements 
and their associated bias conditions. Both measurements are taken with equal to 
zero. The first measurement involves forwai'd biasing the gate-to-channel junction, 
such that a small but measurable gate current flows. This causes the gate-source and 
gate-drain Schottky diodes to conduct, which in turn, minimises all of the capacitive 
effects in the transistor. This leaves only the extrinsic resistors and inductors. The sec­
ond measurement is taken below the pinch-off level. This completely suppresses the 
conductivity of the channel, leaving only the extiinsic elements in the model.
For the first measurement, the device behaviour can be entirely represented in 
terms of the following three expressions [110]
nkTr,Z ii = + — +yco(L^ + L^) (3.17)
^12 “  ^21 ~ + (3.18)
^22 ~ R s'^  (3.19)
Where R^ represents the channel resistance and nJcT/ql^ accounts for the equivalent 
junction resistance of the Schottky bander. The terms of this latter expression are the 
diode ideality factor n, the Boltzmann constant k, the temperature Tq , the fundamental 
unit of charge q and the forward gate current . The fractions of R ^  in equations 
(3.17) and (3.18) arises because of the nonuniform current distribution under the gate 
[111]. The three equations indicate that the imaginary part of the Z-param eters 
increases linearly versus frequency while the real part is ideally frequency independ­
ent.
Once the measured 5-parameters for the transistor under forward gate bias are 
converted to Z-parameters they can be equated to expressions (3.17) and (3.19). By 
equating the imaginary parts, values of L^, and Ly, can be determined. Since the 
imaginary parts increase linearly with frequency, the inductor values should ideally be 
invariant with frequency. To extract the values o f R^, R q , R j^  and R ^  requires some 
additional information. The most common method is to determine the value of 
R^ + Rd from the DC-IV curves [112]. With this additional information, it is then pos­
sible to separate the resistance values.
To ascertain the capacitance values Cp^ and , it is necessary to use the sec­
ond set of measurements, where the transistor is biased at = 0 and < - |  Vp\ .
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Under these conditions, the equivalent circuit model can be reduced to the form shown 
in Figure 3.6. To compensate for the extension of the depletion region to either side of 
the gate, the model must also include a new capacitance, . Using this equivalent cii- 
cuit, it is possible to express its behaviour in terms of T-parameters. For relatively low 
frequencies, the resistances and inductances in the equivalent circuit have little or no 
effect on the imaginary part of the T-parameters. As a result, the capacitances can be 
separated out using three simple expressions
Im (F n ) = ;Q)(Cp(; + 2C^) (3.20)
Im(Ti2) = W F 21) = -70)C^ (3.21)
~ yO)(C'2; + 2Upy)) (3.22)
By converting the 5-parameters measured at -  0 and < - |  Vp\ to T-parame­
ters, the three unknowns CpQ, Cpj^ and can be easily determined.
The process of calculating these parameters is carried out automatically by the 
TOPAS™ extraction tool. To set-up the extraction, the user must first specify two 
small-signal 5-parameter files cori’esponding to the forward bias measurement and the
pinchoff m easurem ent. This is shown in Figure 3.7 by the files identified as
g2x50697.s2p and g2x50461.s2p, corresponding to = 0.8 V and -  -1 .6  V, 
respectively. The frequency ranges have been specified as 10 to 20 GHz for all parame­
ters. In this range, the elements of the model should have values that are independent of 
frequency. The TOPAS™ extraction tool also has allowances for deembedding any gate
& C Rr
A /W
c„
R.
F igure 3.6 Small-signal equivalent circuit of a FET at zero drain bias 
voltage and gate bias lower than the pinchoff voltage.
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Figure 3.7 Configuration of extrinsic elements for TOPAS^^.
and drain ohmic losses. These losses account for cabling and probe losses between the 
power supplies and the device terminals. The value of 1.3 2^ was arrived at using a mul­
timeter and a power supply. Once all of the extraction parameters have been config­
ured, the extraction tool calculates the nine unknowns.
Unfortunately, when the extraction procedure was executed, several of the extrin­
sic parameters calculated for the University of Glasgow PHEMT device appeared 
highly implausible. For example, the gate resistance was calculated to be about 50 Q. 
compared to an expected value of 3 to 5 This is likely to be a result of an inconsist­
ency between the measurement of the gate current and the small-signal 5-parameters 
of the device under forward bias conditions. It is believed that the application of such a 
large forward bias damaged the Schottky contact. As a result, many of the assumptions 
made regarding the structure of the device become invalid. Since this outcome was 
considered distinctly likely for such a delicate short gate-length transistor, this risky 
exercise was the final measurement to be made on the device. An alternative approach 
that could have avoided this dilemma is to use pulsed measurements.
In order to proceed to the next step in the extraction process, it was necessary to 
adjust some of the parameter values manually. The changes were based on previously
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extracted University of Glasgow linear models, and some trial and error. In other 
words, a complete trial extraction was completed and the results of the model com­
pared to the measured data. Based on this comparison, the extrinsic values were re­
adjusted and the extraction repeated. After a large number of iterations, this procedure 
appear ed to produce a very satisfactory model. The final results for the extrinsic extrac­
tion are given in Table 3.3.
Table 3.3: Glasgow 2 x 50 |am extrinsic param eters.
Parameters
Resistors «^ = 3 a R^ = 2 Q R^ = 2 ÇI
Inductors Lg = 45 pH — 50 pH T, = 23 pH
Capacitors Cps = 15 fF = 26 fF = 8 fF
3.4.3 Intrinsic extraction
Once all of the extrinsic parameters are Icnown, it is possible to deembed their effects 
from all of the measured bias-dependent 5-parameter files. This is a necessary precon­
dition to extracting the intrinsic elements. The procedure is performed in four steps for 
each separate measurement, as shown in Figure 3.8 [110];
(a) Transform the 5-par ameters to Z-parameters and remove L q and
(b) Transform from Z - to T-par'ameters and remove CpQ and Cpy,
(c) Transform from Y- to Z-parameters and remove R q , and Rj^
(d) Transform from Z - to T-par ameters
The final set of of T-parameters now represent the small-signal response of the intrin­
sic elements of the device. The parameters can now be related to the elements in the 
model by the following expressions
11 R j C WD
^21 -
^22 = + +
(3.23)
(3.24)
(3.25)
(3.26)
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Figure 3.8 Deembedding the intrinsic T-parameters.
Where D = 1 + . The intrinsic small-signal elements can now be determined
in the following order: from (3.24), Rj and from (3.23), and T from (3.25)
and finally and from (3.26). Furthermore, they are determined for each of the 
5-parameter sets, thus, allowing the element values to vary with bias.
For most practical devices, some of the element values vary with frequency, the 
most noteworthy being the nonlinear capacitors. The TOPAS™ model is designed to 
accommodate this variation. In the first instance, the extraction tool must be assigned a 
specific frequency range over which to solve for each variable. This is very important 
because some parameters, such as and , are only invariant with frequency at 
lower frequencies. By comparison, the values of and R^ tend to stabilise at higher 
frequencies. Once the elements are extracted over their given frequency ranges, the 
TOPAS™ extraction program also extracts the capacitance terms over the entire fre­
quency sweep range at a single bias point. The purpose of this procedure is to include
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the C(co) characteristics for each nonlinear capacitor in the model. Since these charac­
teristics are bias independent, the exact choice of bias point is unimportant.
The settings used for the extraction of the model parameters for the Glasgow 
PHEMT are given by Figure 3.9. These settings are not in complete agreement with the 
comments made above. For example, is actually extracted over the higher fre­
quency range rather than the lower frequency range. It is very difficult to justify this 
particular selection. It suffices to say that on repeated parameter extractions, it 
appeared to work better. The parameters and R- were also not taken at the highest 
available frequencies. Part of the reason for this selection is the amount of noise on the 
measurements above 100 GHz. For sensitive extractions, it is preferable to avoid the 
highest frequencies if at all possible. As it turned out, the selected ranges did yield an 
acceptable fit.
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Figure 3.9 Configuration of intrinsic elements for TOPAS™.
Before discussing the extraction results for the intrinsic parameters, it is worth 
reviewing the basic operation of a GaAs FET. In this device, the charge carriers are 
electrons and they travel through an «-doped channel, from the source to the drain. 
Moreover, they travel most of this distance at the saturation drift velocity. This is a fea­
ture of GaAs; it only requires the application of a low level electric field for carriers to 
travel at their maximum drift velocity. When a negative gate-source voltage is applied, 
the depletion region below the gate expands, making the channel very narrow. If a pos­
itive drain-source voltage is also applied, then the degree of constriction will be even 
greater close to the drain contact. To maintain a constant current throughout the chan­
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nel, the caiiiers in the constriction must move more quickly. However, as the drain- 
source voltage is increased, the electrons reach the saturated drift velocity. The only 
way that a constant current can be maintained now is if there is a change in carrier con- 
cenUation. The result is a region of electron accumulation in the constricted channel. 
To balance the increase in electrons, there must be an equivalent decrease below the 
drain contact. This leads to a dipole layer as shown in Figure 3.10.
Depletion region
Source + + + + ++ + + + + + + + + + +  +  + + + +
Drain
«“doped channel _+ + + -!/+■+-<- Dipole layer
Semi-msulatmg GaAs substrate
Figure 3.10 Cross-sectional view of a FET in saturation.
These principles do much to explain the behaviour of the extracted capacitances 
with appHed bias. Refening to Figure 3.11, the value of C drops to a constant value 
for low values of y  . This occurs because, when the pinchoff voltage is reached, the 
channel becomes completely depleted of carriers and cannot become any narrower. 
Consequently, the capacitance is only a function of the electrostatic charge separation 
of the gate and the unconstricted source end of the channel. When is forward 
biased, the gate-source Schottky diode begins to conduct. This causes the capacitance 
to decrease again, giving the impression of a hump at = 0 V. The most prominent 
feature of Cg^, in Figure 3.12, is that its value becomes independent of changes in Vg  ^
and y^ _y when the device is in saturation. This occurs because the depletion region 
does not change significantly and because increases in are absorbed by the dipole 
layer. The dramatic increase in at low-values of is a result of the expanding
depletion region. The value of in Figure 3.13 is largely dominated by the electio- 
static capacitance between the drain and source terminals (from the dipole layer). It 
behaves much like Cg^ in saturation with the dipole layer absorbing additional
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Figure 3.11 Extracted versus y  and
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Figure 3.13 Extracted versus y  and Vds
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Figure 3.16 Extracted g^ versus V and .
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increases in In the linear operating region, it is similarly affected by the changes 
in the depletion region.
It is very difficult to come up with any firm explanations for the behaviour of 
in Figure 3.14. This is because it is determined by substrate cuiients flowing in the 
semi-insulating material below the active device [113]. On the other hand, the value of 
in Figure 3.15 does conform to expectations. The transconductance increases for 
increasing values of V , coiTesponding to a reduction in the depletion region. Figure 
3.15 also shows a transconductance peak at V = -0.3 V, which is consistent with 
most PHEMT devices [113]. The extraction for the channel conductance, g^, is given 
in Figure 3.16.
3.4.4 Optimisation
Once the intiinsic parameters have been determined, the TOPAS^^ extraction program 
carries out an optimisation procediue. The aim is to improve the fit between the deem­
bedded 5-parameters and the inner device model. This is achieved by refining the con­
ductance parameter and by intioducing an additional capacitance C (see Figure 3.3). 
This latter element does not have any physical significance, as its value is determined 
empirically. As mentioned in Section 3.4.1, its main purpose is to prevent DC current 
from flowing in the branch of the circuit model containing g^ . This allows the optimi­
sation to be callied out without affecting the DC characteristics of the model. As for 
the DC itself, it is defined entirely by the voltage-controlled cuixent source in con­
junction with Rq and R^. Since is derived directly from measurements, a good DC- 
IV fit is guaranteed.
The settings for the optimisation procedure are shown in Figure 3.17. For the 
Glasgow PHEMT, the optimisation configuration is set to optimise the model for all 
measured bias points and to oversample the DC bias with an increment of 0.05 V. This 
ensures smooth curves when interpolating the intiinsic circuit parameters. The program 
has also been insti'ucted to extrapolate the intrinsic parameters to greater extents, both 
in terms of V and V . This might possibly extend the model’s range of use. The 
actual optimisation itself is carried out using only five measured frequency points near 
the low-frequency end and is constrained to 300 iterations. Since most of the problems 
in extracting the model occur at the diain terminal, the optimisation is weighted to con­
sider only $ 2 2  • It is also possible to optimise the other intrinsic parameters, however.
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Figure 3.17 Configuration of optimisation parameters for TOPAS^^.
this was found to be unnecessary. After the procedure is completed, the optimised 
intrinsic parameters are converted to spline coefficients and saved to a simulation file. 
This file also contains the compression characteristics of the two “ideal” diodes. These 
are determined from the measured 5-parameters without prompting.
3.4.5 Verification
The simulation file, representing the behaviour of the Glasgow 2 x 50 pm PHEMT 
device can only be interpreted by the Series ov ADSA^ circuit simulator having the 
TOPAS^^ run-time module installed. This module adds a schematic symbol to the sim­
ulator’s library that can be selected and edited to include a path to the simulation file. 
Whenever the TOPAS^^ model is simulated, as part of a circuit network, the run-time 
module acts like a subroutine that calculates its response.
From Figure 3.18, the agreement between the measured and modelled DC-IV 
curves for the Glasgow 2 x 50 pm PHEMT is very good. This covers the device’s entire
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F igure 3.18 Measurement points and modelled DC-IV curves for the 
Glasgow PHEMT.
useable operating range, as V is swept from -1,6 V to +0.4 V. There aie some dis­
crepancies below the knee voltage and neai* pinchoff, but they are slight. In general, 
good agreement is to be expected, because the main element describing the DC charac­
teristics ( /^ )  is extracted directly from the measured DC-IV data. At this point, it 
should also be noted that the DC-IV characteristics shown in Figure 3.18 are the basis 
for the estimated curves used in the DC budget calculations of Section 2.4.3
Figures 3.19 to 3.24 compare the modelled small-signal 5-parameters to the 
measured parameters upon which they are based. This is a fairly good test of the 
model’s accuracy, because the small-signal response must be reconstructed from a non­
linear model, as noted in Section 3.4.1. The best agreement between the modelled and 
measured responses can be seen in Figures 3.19 and 3.20, for = 2V  and 
= 0 V. This shows neaidy perfect agieement over the entire 120 GHz bandwidth. 
Part of the reason for this good agreement is because the extrinsic parameters (given in 
Table 3.1) were adjusted to obtain the best impedance match at saturation. This good 
agreement is obtained at the expense of the response in the linear region = 0 V 
and = -0.6 V), as shown in Figuies 3.21 and 3.22. Nonetheless, the fit is still use- 
able for devices such as resistive mixers. Figures 3.23 and 3.24 show the response of 
the PHEM T approach ing  p in ch o ff in the satu ration  reg ion  ( = 2V  and
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Figure 3.19 Reflection coefficients for = 2 V and V = 0 V.
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Figure 3.20 Transmission coefficients for = 2 V and V = 0 V.
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Figure 3.21 Reflection coefficients for = 0 V and = -0.6 V.
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Figure 3.22 Transmission coefficients for = 0 V and y  = -0.6 V.
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Figure 3.23 Reflection coefficients for = 2 V and = -1 V,
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Figure 3.24 Transmission coefficients for = 2 V and F = -1 V.
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= - I V ) .  Although the fit deteriorates at higher frequencies, the fit is actually 
quite close around 77 GHz,
In practise, it is very difficult to fit the model accurately over all the bias points 
and frequencies, as GaAs FETs exhibit a large range of behaviour over their operating 
range. This is particularly true for an epitaxial device, such as a PHEMT. In view of the 
complexity of the problem, the extracted model has been shown to be quite an accepta­
ble representation of the device over such a very large bandwidth. This model can now 
be used to design nonlinear circuits such as amplifiers, oscillators and mixers using the 
University of Glasgow foundry process.
3.5 M easurement techniques
Measuring the response of millimetre-wave integrated circuits requires a substantial 
investment in equipment and is also a major undertaking. Firstly, the high frequency 
MMIC device under test (DUT). Moreover, as discussed in Section 1.2.3, there is very 
little power available. Secondly, the wavelengths and the devices to be measured are 
exceptionally small. Since dimensions are typically measured in fractions of a millime­
tre, this means that most of the critical waveguides and probes must be of equivalent 
size. Naturally, as components get smaller, they become more expensive to manufac­
ture and become increasingly delicate. Handling and positioning of probes and wafers 
is also a major issue. Thirdly, the number of organisations developing millimetre-wave 
components is very small in comparison to the numbers designing low frequency RF 
hardware. As a result, the demand for millimetre-wave test equipment is considerably 
lower, the prices much higher and the lead-times much longer.
This section presents a brief overview of the instruments and techniques used for 
testing and characterising millimetre-wave MMIC circuits. It is only intended to be 
general. The only specific test set-up that will be reviewed is the one used for charac­
terising active devices; because it relates to the extraction of the nonlinear* model in 
Section 3.4. More detailed information on particular test set-ups will provided in sub­
sequent chapters as they relate to specific MMIC circuits.
3.5.1 Millimetre-wave instruments
The principal measurement system used in this research project was an Agilent Tech­
nologies 8510XF vector network analyser. Its primary function was to collect small- 
signal 5-parameter measurements for use in assessing circuit performance and for
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characterising the University of Glasgow PHEMT devices. The 8510XF is the first 
commercial 45 MHz to 110 GHz single-connection single-sweep VNA system to be 
marketed. In other words, it does not require multiple test-sets to caiTy out measure­
ments over its entire frequency range. This contrasts with banded systems that may 
require separate test-sets for measurements over Q-band (33-50 GHz), U-band (40-60 
GHz), V-band (50-75) and W-band (75-110 GHz). The key to the single-sweep capabil­
ity is its use of 1 mm coax technology with its own highly accuiate air-dielectric con­
nectors. Unlike rec tangu lar waveguide, coaxia l cables support the transverse- 
electromagnetic (TEM) mode, which does not have a lower cutoff frequency. For the 
dimensions of the 1 mm cable (the outer conductor’s inner diameter), the cutoff fre­
quency for higher order modes is in excess of 120 GHz. As a result, it is possible to 
exceed the VNA’s specification and to make measurements up to 120 GHz, instead of 
the rated maximum of 110 GHz. It should be noted that these measurements are unlev­
eled, meaning that there is no control over the test port power level. Below 110 GHz, 
the maximum leveled test-port power is -1 4  dBm.
The 8510XF measurement system is composed of five major components operat­
ing together and under the control of the 85 IOC network analyser. The 85 IOC also con­
tains the instrument front-panel and display monitor. The other five major components 
are the LO source (83621C), RF source (83651B), millimetre-wave contro ller 
(85102C) and two test-heads (E3752L and E3752R). Figure 3.25 shows how these dif­
ferent components interconnect for one of the test-heads. The main millimetre-wave 
signals are generated by the 45 MHz to 50 GHz RF source and are conveyed to the test- 
heads via the millimetre-wave controller. The millimetre-wave controller contains a 
switch that selects a fundamental path for measurements below 50 GHz. For frequen­
cies above 50 GHz, the switch changes positions and guides the RF signal to a multi­
plied path. Within the test-head itself, there is a further switch that selects a x2 path for 
V-band measurements and a x3 path for W-band measurements. Both of these switch­
ing stages are controlled directly by the 85IOC. The transmitted signal is then sampled 
by the reference receiver, passed to the test-port and then on to the device. Any signal 
that is reflected by the device or transmitted from the other test-head is then coupled to 
the second sampling branch. Both of these sampling branches contain splitters that 
divide the incoming signal up into the three main bands, below 50 GHz, V-band and W- 
band. For very low frequency signals, below 2 GHz, there is a further splitter. Each of
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Figure 3.25 Schematic of the 8510XF millimetre-wave test-head.
the four channels is fed to a mixer. These mixers use a variety of different harmonics of 
the 45 MHz to 20 GHz LO, to downconvert the received signal to an IF frequency of 20 
MHz. For example, to downconvert the highest frequencies in W-band, the mixers in 
the test-head use the 18th haimonic. Once the signals are downconverted to the IF, they 
aie passed back to the 85 IOC for analysis, storage and display on the monitor.
The other main instrument used in this PhD research is an Agilent Technologies 
8563E spectrum analyser (SA). It is capable of measuring the spectrum of a signal up 
to 26.5 GHz using its own internal mixers. However, by adding a 11970W external 
mixer, this range can be extended to cover all of W-band. This frequency range exten­
sion is achieved by injecting the signal to be measured into the WR-10 waveguide port 
of the mixer. The mixer is then pumped by the spectrum analyser’s 621.4 MHz fixed 
frequency LO and the resulting IF signal is detected. The m ixer itself is a pair of 
matched anti-parallel diodes that gives a pair of mixing products for each even har­
monic of the LO [114]. Since the device is not frequency selective, the resulting IF
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spectrum will contain all of the even harmonics, plus a lai'ge aiTay of intermodulation 
products. To separate the desired signal from the spurious responses, the SA used in 
this research project is equipped with a special signal identification option. Option 008, 
as it is known, is enabled by pressing the AUX CTRL button on the SA’s front panel 
and then selecting SIG ID on the softkey menu. Once enabled, the user can then move 
the trace marker to the desired spectral component and press the SIG ID AT MKR 
softkey. This activates the signal-identification function that locates the frequency and 
harmonie number of the external mixer response. The frequency of the signal and the 
LO harmonic mixing number appear' on the SA display. If the function cannot identify 
the signal, either one of two messages, NOT FOUND or LOST SIGNAL, is displayed 
[115].
3.5.2 On-wafer probing and calibration
Measuring such small MMIC chips requires additional equipment for positioning and 
coupling of the RF signals to and from the circuits. This is accomplished by the on- 
wafer probe station. It consists of a x40 microscope, a precision moveable x-y stage, 
vacuum chuck and two RF ground-signal-ground (GSG) probes. The model used for 
this research was a Cascade Microtech Summit 9000 probe station with 100 p,m pitch 
air-coplanar probes (ACPllOL). The probes are design to mate with 1.0 mm coaxial 
cables connected to the 8510XF’s test ports. For connections to the spectrum analyser’s 
11970W exter*nal mixer, one of the coaxial leads must be mated with a W28 ID 1.0 mm 
to WR-10 waveguide adapter, as shown in Figure 3.26. The probe station makes it pos­
sible to fix a chip or wafer to its vacuum chuck and carefully position the probes onto 
the input and output ports. This provides complete connectivity between the VNA or 
SA and the DUT.
Before undertaking any small-signal S'-parameter measurements, it is necessary 
to calibrate. This ensiues that the reference planes for the measmements are located at 
the ports on the actual chip. It involves removing the frequency response of the test- 
heads, coaxial leads and probes. The principle behind calibration is to measure several 
simple structures, each having a well-known response, and to use them to characterise 
the unknown behaviour of the VNA. These str'uctures ar e called “standards” and may 
include one or more of the following: a short circuit, open circuit, 50 Q load and tr ans­
mission line. By combining measurements of these standards, the unknown frequency
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Figure 3.26 Photograph of a probe station configured for W-band 
spectrum measurement.
dependent quantities defining the VNAs behaviour can be determined [116,117]. These 
quantities are the directivity, the isolation, the source match, the load match, the trans­
mission tracking and the reflection tracking. The directivity and isolation accounts for 
any signal that leaks into the test-head receivers, without reaching the DUT. The source 
and load match account for any mismatch loss occurring at the test ports, the cables or 
the probe tips. The tracking terms correct for the test heads frequency response.
There are numerous different calibration techniques that are employed for on- 
wafer probing. These different techniques use a particular combination of standards 
and equations to determine the VNA’s parameters. They also make particular assump­
tions about the parasitic behaviour of the standards themselves. For example, short and 
load standards often have some negative series inductance and open standards have 
some shunt capacitance. The most commonly used method is Short-Open-Load- 
Through (SOLT). It uses simple lumped-element models to account for the parasitics 
of the standards and a 50 2^ broadband load to establish the characteristic impedance. 
Unfortunately, SOLT calibrations introduce unacceptable errors at millimetre-wave 
frequencies because the standards must be well characterised. SOLT is also a 1-port 
calibration technique. That is, it consists of two one-port calibrations and one set of 
error coefficients. This poses a problem because VNAs measure the signals at either 
port by switching between them in turn. When the switch changes position, the error
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model of each port changes, due to the non-ideal nature of the microwave switch. This 
problem is further accentuated at millimetre-wave frequencies.
As a solution, full two-port calibration techniques are preferred. These methods 
account for the two switch positions by having a forward error model for one position 
and a reverse eiTor model for the other. The most prominent of these methods is the 
Through-Reflect-Line (TRL) calibration algorithm. TRL uses a short or an open reflect 
standard and two transmission lines that differ by 20° to 160° in length over the fre­
quency of interest. For measurements covering a large range of frequencies, multiple 
line standards must be supplied to provide suitable phase differences over a wide fre­
quency range. The characteristic impedance is established from the through-line and 
the reference plane is defined to be at the through-line’s midpoint. Using the known 
information for the well-characterised through-line, the measured ^'-parameters can be 
renormalised to 50 Ü. and the reference planes deembedded back to the probe tips. The 
most significant disadvantage with TRL is its inherent bandwidth limitations. Since 
line lengths cannot be any shorter than 20° in length, it is impossible to calibrate right 
down to 45 MHz. The standards would be far' too long. Furthermore, since the TRL 
method uses lines of different lengths, the probe tips must be moved backwards and 
forwards for different standards. This introduces some inconsistency in the calibration 
measurements.
For measurements that cover the 8510XF’s complete frequency span, i.e. 45 
MHz to 120 GHz, it is necessary to use the Line-Reflect-Match (LRM) calibration 
method. Mathematically, LRM is very similar' to TRL. However, instead of using a 
through-line to define the characteristic impedance, it uses a broadband impedance 
match standard. The impedance match essentially acts as an infinitely long transmis­
sion line. This solves the problem of calibrating the low frequencies. LRM standards 
can also be designed to have fixed probe spacing, thus avoiding the need to move the 
probes between measurements. Unlike SOLT, LRM requires only one reflect standard, 
either the short of the open. Since the open standards are susceptible to unforeseeable 
radiation and coupling effects, the short is usually preferxed. A variant of LRM is the 
Line-Reflect-Reflect-Match (LRRM). This uses the same standards as SOLT, but with­
out requiring any specification of the reflect standards’ parasitics. The main virtue of 
LRRM is to correct the calibration such that it includes the effects of the load induct­
ance. In LRM, this inductance is simply absorbed into the characteristic impedance. By
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adding a redundant standard (the extra reflect), it is possible to extract the load’s para­
sitic inductance and to compensate for it in the measurements.
For this research, LRRM was the preferred calibration technique. As discussed, it 
is broadband, accurate and does not require characterised open, short and load stand­
ards. Two sets of standards were available for calibration in this PhD, a commercial 
impedance standard substrate (ISS), by Cascade Microtech, and the University of Glas­
gow’s own calibration standards. The ISS standards consist of short circuits, through- 
lines and laser-trimmed 50 Q loads, all fabricated on 254 jam thick Alumina substrates. 
The structures themselves are defined by gold tracks and use the conductor-backed 
CPW transmission line medium. CPW provides a smooth transition between the GSG 
probes and the planar standards. At present, there is a great deal of debate about milli­
metre-wave on-wafer calibration standards. Although the calibration procedure is 
intended to move the reference planes to the ends of the probe tips, it is evident that the 
calibration will not be completely reliable if the transmission line media used for the 
standards is different fi'om that of the circuits to be measured. For this reason, the Uni­
versity of Glasgow has been developing its own GaAs LRRM standards that can be 
included on the same substrate as the MMICs. Since these standards also use the same 
probe pad geometry as the actual circuits to be measured, the consistency problem can 
be mitigated. Unfortunately, this advantage can only be seized upon if the GaAs load 
standards can be fabricated precisely and reproducibly. This is very difficult, because 
unhke the ISS based resistors, it is not possible to trim them after fabrication. The Uni­
versity of Glasgow claims a tolerance of ±3 Q using its proprietary techniques. The 
standards themselves consist of a short, open, load and through, all of which ar e real­
ised in CPW on GaAs. The layout of the standards is shown in Figure 3.27. The meas­
urement reference plane is located at the ends of the tapers, thus allowing a seamlessly 
calibrated connection between the 100 jtm pitch RF probes and the much narrower 
50 O transmission lines (25 pm pitch).
For general piupose measurements of GaAs microstrip circuits, the ISS standards 
were used instead of those of the University of Glasgow. Any errors introduced by the 
different substrates were deemed to be less significant than those arising from the 
uncharacterised via holes. Given that no microsttip standards were available, or likely 
to be reliable at W-band, the ISS standards were the only option. The University of 
Glasgow calibration standards were used for measuring all CPW circuits and particu-
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Figure 3.27 University of Glasgow LRRM calibration standards.
lady for characterising the 2 x 50 pm PHEMT. In order to suppress parallel plate 
modes and microstrip modes, a quartz spacer layer was inserted between the GaAs sub­
strate and the vacuum chuck on the probe station. The issue of spacer layers and para­
sitic CPW modes is another topic about which there is considerable debate [118,119].
3.5.3 Device characterisation
In order to generate a nonlinear model for a device, it must be extensively characterised 
in terms of its DC and small-signal 5-parameter behaviour. Once these measurements 
are obtained over a wide range of bias points, the procedures discussed in Section 3.4 
can be used to analyse them and extract the model parameters. The measurement set-up 
for characterising the Glasgow 2 x 50 pm PHEMT is shown in Figure 3.28. It consists 
of the 85I0XF millimetre-wave VNA, the probe station and two independent E3631A 
computer-controlled triple output DC power supplies. The bias is supplied to the DUT 
using bias tees located in the E3752 test-heads.
Before running the main sweep, the VNA was calibrated using the LRRM 
method and the University of Glasgow’s own standards. The calibration wafer and the 
wafer containing the devices were mounted on a 3 mm thick quartz spacer layer. The 
actual 5-parameter measurements themselves were collected over a period of five 
hours. The calibration was verified by checking the VNA’s measurement of the stand­
ards both before and after the main sweep. There did not appear to be any drift in the
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Figure 3.28 Measurement set-up for PHEMT char acterisation.
measurements. To reduce the possibility of making errors, the two power supplies were 
operated from a remote PC using the general purpose instrumentation bus (GPIB). The 
same PC was also used to collect the 5-parameter data and the DC-IV data. To ensure 
that consistency and proper device functioning was maintained over the full five hours, 
DC-IV data was collected before, during and after the main sweep. Once again, good 
consistency was observed.
3.5.4 DC biasing
Supplying DC bias to MMICs requnes particular care and attention. Since the circuits 
themselves are so small, bias connections can only be made by contacting small DC 
pads with bias probes. These are long thin needles with sharpened tungsten tips that 
can be manoeuvred into place using micro-manipulators. Since these manipulators take 
up space on the probe station, their numbers are restricted. For chips that have a large 
number of DC bias points, the micro-manipulators must support multiple needles. The 
complete assembly of the needles and the substrate that supports them is called a probe 
card.
Probe cards can be made to order items that are available from such manufactur­
ers as Cascade Microtech, GGB Industries Ltd, or Wentworth Labs. When ordering 
them, the designer must specify the number of needles and the distance between their 
tips (this is called the pitch). It is also possible to request decoupling capacitors at dif­
ferent positions along the length of the needle. Decoupling provides a path to ground
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for low frequency RF signals that may otherwise cause the circuit to oscillate. Unlike 
on-chip MIM decoupling capacitors, the capacitors that are soldered to the probe tips 
are larger and use ceramics with very high dielectric constants. In order to complete the 
connection to ground, the probe tip capacitors must be wirebonded to an adjacent DC 
ground needle. For this research, two pairs of probe cards have been obtained: one hav­
ing ten needles with 150 jam pitch and another having five needles with 240 pm pitch. 
Neither pair has decoupling capacitors because they are intended to measure multiple 
circuits having different arrangements of bias and gi’ound pads. These probe cards are 
designed for measuring the MMICs described in Chapter 6.
Each independent bias point on an MMIC chip requires its own DC bias pad. 
When there are laige numbers of bias pads, they must be arranged in a regular linear 
aiTay at the edge of the chip. In this way, the multiple probe tips from the probe card 
can malce a good contact with the pads. For some circuits, this is not always possible. 
Vector modulators, for example, contain devices that aie unavoidably enclosed by RF 
transmission lines. Unless DC bias lines are permitted to pass over or under the RF 
lines, it may not be possible to connect some active devices to probe pads at the chips’ 
edges. In these instances, wirebonds or staggered DC probe cards aie required.
3.6 Summary
The design and testing of complex millimeti*e-wave MMIC circuits requires advanced 
simulation, modelling and measurement facilities. As part of this chapter, all thiee of 
these aspects have been extensively reviewed. Of these, an accurate nonlineai' device 
model is perhaps the most critical. Without it, it is impossible to execute accurate and 
successful circuit designs for mixers, power amplifiers and oscillators. Having said 
this, there were times in this reseaich when the model was not available. Efforts were 
made to design circuits without it, and as a consequence, the procedures employed 
were less rigorous. Moreover, the predictions of circuit behaviour were significantly 
limited because it was not possible to actually simulate the device under the large-sig­
nal conditions for which it is intended. This chapter has also given a brief overview of 
the required measurement facilities, the calibration options for millimetre-wave MMIC 
testing and discussed DC biasing issues. In conclusion, this chapter has sought to pro­
vide the details on the techniques and facilities required for designing W-band MMIC 
radar front-end chips.
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CHAPTER 4: Vector modulators
4.1 Introduction
The vector modulator is of primary importance to the development of software radar. 
Although it is possible to realise the radar without resorting to a direct conversion 
architecture, the conventional approach introduces considerable added complexity. For 
example, if the signals are generated at baseband, they must be upconverted to an IF 
before being modulated onto the main carrier. For every upconversion stage, there must 
be image rejection filters and amplifiers. This includes an image rejection filter at the 
output of the millimetre-wave mixer. By compaiison, a direct conversion approach 
based on vector modulators only requires a baseband arbitiary wavefoim generator.
The function of a vector modulator is to electronically vary the amplitude and 
phase of an RF signal over a range of states, subject only to an upper bound on the 
transmission magnitude. At any given time, the exact amplitude and phase of the mod­
ulator’s complex transfer function are defined by two or more independent voltage lev­
els. The exact relationship between these voltage levels and the RF transmission 
response depends on the modulator’s architecture and the characteristics of the passive 
and/or active elements that define it. In the past, vector modulators have been used for a 
wide vaiiety of different applications, including phased an*ays [120], digital communi­
cations [121,122], power amplifier linearisation [123], and test systems [124].
As shown in Figtue 4.1, there exists a large number of options for designing vec­
tor modulators. They can be realised using either digital or analogue control compo­
nents, can be passive or active, can have 1 to 4 channels and can be based on either bi­
phase or uni-phase amplitude modulators. The significance of the latter three aspects 
will be elucidated in Section 4.2.
This PhD proposes, for the first time, that vector modulators can be used in a 
direct conversion radai* [125-127]. Since this application calls for unprecedented levels 
of modulation flexibility, only the analogue approach will be investigated here. Digital 
vector modulators simply cannot achieve the fine resolution required without being 
unacceptably large and lossy. To support the proposal, this chapter introduces and com­
pares the merits of three alternative topologies. Refening to Figure 4.1, all three are 
analogue, passive, I-Q, 2-channel designs that employ bi-phase amplitude modulators 
as the variable control elements. Since this is afieady a fairly specific category of vector
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Figure 4.1 Topology ti’ee showing the various technology options for vector 
modulators.
modulator, a supplemental naming convention is required to distinguish them from 
each other. As shown in Figure 4.2, the convention involves defining inner and outer 
circuit topologies. Having effected a separation, the name of the overall structure is 
then defined, firstly by its outer topology, and secondly, by its inner topology. To make 
the distinction between inner and outer unambiguous, the inner circuit is enclosed 
within brackets. Applying the convention to the three topologies under consideration 
yields the following: I-Q  (push-pull), balanced (I-Q), and push-pull (I-Q). The term I -  
Q refers to the action of phase-splitting, amplitude adjusting and in-phase combining, 
and the terms balanced and push-pull have the same significance that they would have 
for amplifiers of the same name.
I-----------------
Input 
O—
Outer circuit topology
1 Inner circuit j 
I topology ,
Input Output
coupler
j Inner circuit j 
1 topology 1
coupler
Output  O
Figure 4.2 Naming convention used to distinguish the passive, I-Q, 2- 
channel vector modulator topologies.
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The comparison between the three vector modulator topologies is made by 
means of theoretical analysis and measurements at W-band. These measurements 
include static constellations and spectra demonstrating different modulation formats. 
The vector modulators use different fabrication processes and are realised in both 
microstrip and CPW transmission line media. To support the possibility of employing 
the same direct modulation techniques at frequencies above 77 GHz, one of the vector 
modulator topologies is also implemented at 110 GHz. It is intended for future applica­
tions up to D-band.
4.2 Fundamentals o f vector modulators
Whether active or passive, analogue or digital, vector modulators all consist of one or 
more independently controlled RF channels. The simplest is the 1-channel or «-(]) vec­
tor modulator, which is realised by cascading a vaiiable attenuator, a , with a variable 
phase shifter, ^ [122]. By varying the control signals to these two components, com­
plete conti'ol of transmission amplitude and phase is possible. The remaining vector 
modulators all divide the carrier into multiple offset-phased channels or vectors, vaiy 
their amplitudes independently, and then combine them in-phase. Typically, phase- 
splitting, amplitude adjusting, power combining vector modulators are realised with 
two, three, or four channels. Within this categoiy, the 2-channel and 4-channel types 
aie also called I-Q vector modulators, because they split the canier into equal-ampli- 
tude quadrature components. By compaiison, the 3-chamiel modulator splits the car­
rier into components that are 120" apart. In general, the 2-channel vector modulator 
topology is only used when the I and Q channel amplitude modulators are capable of 
complete bi-phase operation. In other words, the attenuation is able to vary between
some constant a  I and - a  I . I f  such amplitude modulators are unavailable, com-\max \max ^
plete phase coverage can only be achieved by using either the 3 - or 4—channel topolo­
gies. A more detailed description of the preceding vector modulators will now be 
presented. This section also covers some of the alternative analogue devices that can be 
used to realise their variable control elements.
4.2.1 One-channel type
The a-(j) vector modulator is simply a variable phase shifter in cascade with an ampli­
tude modulator [122]. The airangement is shown in Figure 4.3(a). Complete phase cov-
© Douglas S. McPherson Commercial-in-confidence
126
Phase
shifter
Amplitude
modulator
INPUT
a '21
OUTPUT
(b)(a)
Figure 4,3 1-channel vector modulator: (a) schematic, and (b) transmission 
plane.
erage can be achieved in one of two ways. If uni-phase amplitude modulators are 
employed, the variable phase shifter must range from 0° to 360°. Although it has never 
been reported, it is also possible to cascade a 180° phase shifter with a bi-phase ampli­
tude modulator to obtain the same results. Irrespective of the approach taken, the vector 
modulator’s tiansmission response is always
- y < t > (4.1)
From this expression and the range of transmission states shown in Figure 4.3(b), it is 
clear that the minimum insertion loss of the vector modulator is purely a function of the
maximum value that a  can assume (i.e. a  I ). Hence, the minimum insertion loss (inI max ^
dB) for the 1-channel vector modulator is
/L„„.„(dB) = 201og(a|,„^^) (4.2)
At first glance, it would appear that the a - ^  vector modulator has no inherent insertion 
loss penalty. This is true, and it is one of the topology’s greatest assets. However, for 
complete phase coverage, it is usually necessary to implement the phase shifter as a 
multi-stage component. Each one of these stages will intioduce a 0.5 to 1 dB fixed loss, 
depending on how they are implemented. When added up over several stages, the 
result is a minimum insertion loss that can be much higher than equation (4.2) sug­
gests.
Practical implementations of the a-(j) vector modulator may also exhibit several 
undesirable features, namely LO lealcage, AM/PM conversion in the amplitude modu­
lator and PM/AM conversion in the phase shifter. The latter distortions are readily
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eliminated by adjusting the control signals, such that the amplitude modulator cancels 
PM/AM conversion and the phase shifter cancels AM/PM conversion. LO leakage, on 
the other hand, cannot be coixected for over wide bandwidths and can be a problem.
4.2.2 Two-channel I-Q  type
The 2-channel I-Q  vector modulator consists of a 90° hybrid coupler, an in-phase 
power combiner and a pair of bi-phase amplitude modulators arranged as shown in Fig­
ure 4.4(a). If an RF signal is injected into the input, the hybrid coupler will split it into 
two equi-amphtude orthogonal components and vqq.
_ -5
^QC = (4-4)
These two components define the scaled unit vectors, Vj and Vq , for the 2D transmis­
sion plane, as shown in Figure 4.4(b). They are then independently amplitude modu­
lated to obtain
7C A
'1e (4.5)a ,  - > 2J 2
''ecA = (4-6)
Where and represent the time-varying transmission coefficients of the two 
independent bi-phase amplitude modulators. If the outputs of the in-phase and quadra­
ture phase channels are combined in-phase, the vector modulator’s transmission
response becomes
iS'21 = "2 ^^/ ^ 7(^g) (4.7)
which can also be expressed in terms of magnitude K  and phase (j)
K  = \ ^ a ]  + aQ (4.8)
<|) = a tan ^ -^ ) (4.9)
Provided that a j  and can be positive or negative, the vector modulator will 
be able to attain any transmission state within the dotted square of Figure 4.4(b). Con-
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Figure 4.4 2-channel vector modulator: (a) schematic, 
and (b) transmission plane.
sequently, the absolute minimum insertion loss ) becomes
“  20 log /^ oc| ^I max (4.10)
Where represents the maximum gain or minimum attenuation of the amplitude 
modulators. If its value is assumed to be unity, it can be said that the 2-channel I-Q  
vector modulator has a minimum inherent insertion loss of 3 dB. It should be stressed 
that this value is no more than a figme of merit for the topology and has very little sig­
nificance in practise. Firstly, it automatically assumes that the vector modulator will 
use the minimum insertion loss state. Given that all of the radar signal examples dis­
cussed so far have a constant envelope, this is unhkely. Secondly, for real vector modu­
lators at W-band frequencies, the perfectly symmetrical pattern of transmission states is 
unrealistic. Imperfections in the couplers and the amplitude modulators will tend to 
shift it off centre and stretch it towards one or more of the comers. Under these circum-
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stances, to state the absolute minimum insertion loss is a gross exaggeration of the vec­
tor modulator’s performance. A more realistic measure of minimum insertion loss is 
the radius of the largest circle, centred at the origin that is fully contained within the 
range of transmission states. If there is any distortion, it will be reflected in the stated 
insertion loss value, because the radius of the circle will have to shrink in order to 
remain contained. Thus, according to the new definition, the maximum chcle insertion 
loss becomes
/Z,,„,(dB) = 2 0 1 o g (^ ^ '^  (4,11)
When a l is set to unity, the 2-channel I-Q  vector modulator now has a “maximumI m ax  ^
circle" insertion loss of 6 dB.
4.2.3 Three-channel type
When bi-phase amplitude modulators are unavailable, the only way to achieve com­
plete 360“ phase coverage is to define the 2D amplitude-phase space using more than 
two unit vectors. A 3-channel vector modulator offers this capability and there aie sev­
eral reported examples [128,129]. The basic circuit configuration is shown in Figure 
4.5(a). It consists of two hybrid input couplers, three uni-phase amplitude modulators 
and two 2-way (in-phase) power combiners. To ensure an even three-way power spht, 
the first hybrid coupler has an unequal power coupling coefficient of 4.8 dB. This splits 
one third of the input power into the uppermost channel and two-thirds into the two 
lower channels. The two-thirds component is then phase-shifted by 30“ and spht again, 
but this time evenly. By phase shifting one of the final outputs by a further 30“, three 
unit vectors, v^, V2 and Vg are defined. As shown in Figure 4.5(b), these are exactly
120“ apart. If the outputs are then modulated independently, the inputs to the power-
combining network become
Vi = (4.12)
V3
.271rto “•'TV. = (4.13)
.271OCo } oV3 = -p e  (4.14)
7 3
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Figure 4.5 3-channel vector modulator: (a) schematic, and (b) transmis­
sion plane.
In order to ensure that the modulated components aie weighted equally towards the 
overall vector modulator response, the power combining network must present the 
same insertion phase for all three channels. Consequently, the component in channel 1 
must be phase shifted by 90° to compensate for the insertion phase of the channel 2/3 
in-phase power combiner. The amplitude balance is maintained by using a final 4.8 dB 
combiner at the output. When fully summed, the vector modulator’s transmission 
response becomes
.7Ï .7Ï-,•^ 3Ot| — — CX/^ 6■•'3 (4.15)
Although this result can be expressed in terms of magnitude and angle, it is not terribly 
illustrative. The absolute minimum insertion loss for the 3-channel vector modulator is
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/L,„,.„(dB) = 2 0 1 o g ( ^ )  (4,16)
If a  I = 1, it assumes a numerical value of 9.5 dB. Like the 2-channel vector mod-\tnax
ulator, this value is misleading. It coitesponds to one of the comers of the hexagonal 
range of attainable transmission states, which is of little use for most conventional dig­
ital modulation formats. On the other hand, if the maximum circle insertion loss defini­
tion is used, a more valid measure of performance is obtained
fa\  ^7L,„,(dB) = 201og (4.17)
\  2 a /3  ^
In this case, the minimum insertion loss is 10.8 dB.
In practise, the 3-channel vector modulator is a relatively unattractive design. 
Although it is slightly smaller and cheaper than the 4-channel topology, the difference 
in their nominal performance is almost negligible. Furthermore, there is a definite lack 
of symmetry in the thiee electiical paths, which means that distortion due to amplitude 
and phase imbalances is likely to be significant. Thus, in practise, its performance may 
be much poorer than the 4-channel topology.
4.2.4 Four-channel I-Q  type
The 4-channel I-Q  vector modulator topology is also used when bi-phase amplitude 
modulators are unavailable. In order to achieve complete 0 to 360° phase coverage, the 
input signal is split into four orthogonal channels. This defines both the positive and the 
negative values of the unit vectors that foim the axes of the two-dimensional transmis­
sion space. The four vectors are generated by splitting the input signal in two stages. 
As shown in Figure 4.6(a), the first stage consists of a 3 dB, 90° hybrid coupler. It is 
followed immediately by the two 3 dB, 180° hybrids that form the second stage. The 
four orthogonal vectors that emerge fiom this phase-splitting network are then modu­
lated by the uni-phase amplitude modulators to give four phasors
a  
2
(4.19)
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Figure 4.6 4-channel vector modulator: (a) schematic, and (b) trans­
mission plane.
(4.20)
(4.21)
If the four modulated vectors Vj, Vj, Vq , and Vq are then summed using a two-stage 
power combining network, the vector modulator’s complete transmission response 
becomes
1S2 1  = g [ ( a / - a / ) + ) ( a g - a Q ) ]  
Expressing this in terms of magnitude and phase gives
( a g - a g )
(4.22)
(4.23)
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(4.24)
If the values of a  vary over an order of magnitude (i.e. the absolute
minimum insertion loss for the 4-channel vector modulator can be approximated as
/L ,_ (d B )« 2 0 1 o g
fa \hnax
2 J 2 (4.25)
When a  I = 1, the absolute minimum theoretical insertion loss for the vector mod-unax
ulator becomes 9 dB. Applying the more practical maximum ciicle insertion loss defi­
nition, the following expression is obtained
7 t„ , , ( d B ) - 2 0 1 o g ( ^ ^ j  (4.26)
Which coiTesponds to an insertion loss penalty of 12 dB, given that = 1.
4.2.5 Comments on the topologies
The optimal performance of all four vector modulator topologies are compared by 
means of Table 4.1 and Figure 4.7. Clearly, if suitable components are available, it is 
preferable to minimise the number of channels. As shown in Figure 4.7, the transmis­
sion plane drops very rapidly from the 2-channel to the 3 - and 4-channel topologies. 
The main reason for this is because no more than two channels are ever turned on at the 
same time and any power that enters the channels that aie turned off is lost. Moreover, 
as the number of channels increases, the power-splitting and combining networks con­
tribute additional fixed losses. As a result, it is customary to realise 3 - and 4-channel 
topologies using active amplitude modulators having 1. An example of an
active 4-channel vector modulator is presented by McPherson et al. [123]. In cases 
where the bi-phase amplitude modulators are not fully bi-phase, a 2-channel design 
may not be possible. If the same devices ar e used in a 3 - or 4-channel topology, the 
absolute minimum and maximum circle insertion improve by 6 dB.
The different shapes of the transmission planes shown in Figure 4.7 clearly illus­
trate the difficulty in applying a common definition of minimum insertion loss. Ulti­
mately, the definition depends on how the vector modulator is to be used. For W-band 
radar* applications, which involve varying only the frequency and/or phase of the car­
rier, the maximum circle definition is certainly the most applicable. In addition to this,
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Table 4.1: Minimum insertion loss for vector modulators.
Number of 
channels (bi-phase) (uni-phase)
1 0.0 0.0 0.0
2 3.0 6.0 N/A
3 9.5 4.8 10.8
4 9.0 6.0 12.0
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Figure 4.7 Comparison of the transmission planes for the four vector 
modulator topologies.
there is a strong case for adopting the definition as a general figure of merit for all vec­
tor modulators. As pointed out earlier, it is a completely unbiased measure of perform­
ance. Should there be any distortion in the transmission plane due to amplitude and 
phase imbalances, or LO leakage, the maximum circle definition can accommodate 
them. The only exception to this occurs when the LO leakage becomes so great that it 
shifts the entire transmission plane into a single quadrant. In such instances, the only 
alternative is to shift it back to the centre and then measure the maximum circle inser­
tion loss. This shift assumes that the LO leakage can be eliminated by implementing a 
separate phase-cancellation path. With the exception of the 110 GHz vector modulator 
of design in Section 4.6.5, all of the vector modulators described in this chapter employ
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the maximum circle insertion loss definition, without any shifting of the transmission 
plane.
4.2,6 Analogue control elements
Analogue vector modulators require analogue contiolled processing blocks in order to 
vary the amplitude and phase of the transmitted signal. For the I-Q  type, only ampli­
tude modulators are required. These can be realised using either variable gain amplifi­
ers or variable attenuators. Although the first option can counteract the losses in the 
vector modulator, they are not always the best choice. Firstly, the merest suggestion of 
gain implies considerable DC power consumption and reduced efficiency. Secondly, it 
is very difficult to design a variable gain amplifier that has a good input and output 
impedance match over a broad range of frequencies and input bias levels. Thirdly, 
amplifiers of all sorts are prone to instability; particularly so at W-band. This is because 
they have very high gain at low frequencies where ground-loop feedback is most likely 
to occur. By comparison, a passive variable attenuator, can be designed to have a wide 
bandwidth and good impedance matching, regardless of the input bias level. This is 
particularly true of the reflection-type modulator singled out in this PhD [130]. This 
topology consists of two variable resistance elements connected to the coupled and 
direct ports of a 90° hybrid coupler. Any signal that enters at the input will be reflected 
to the isolated port. The magnitude of this reflected component is dependent on the 
resistance of the terminations. It also turns out that this topology is capable of bi-phase 
operation, unlike the standard T- and TC-network attenuators.
At the heart of any conventional variable attenuator is an adjustable resistance of 
some description. For many applications, the PIN diode discussed in Section 2.2.4 is a 
good choice. It can achieve a wide range of resistance values and has a relatively small 
depletion capacitance. Its main disadvantages are its relatively slow switching speed 
and the requirement for high levels of DC cunent both to maintain a given resistance 
level and to change it. From a processing point of view, PIN diodes are also not com­
patible with most other devices. A second alternative is the bipolar GaAs HBT oper­
ated in its saturation region = OV) and just above cutoff. By varying the base 
current, the number of carriers in the base can be increased or decreased. Unfortu­
nately, measurements at 40 GHz suggest that the device suffers from a very high ON 
state resistance and a large OFF state capacitance [131]. Unlike the PIN diode, the 
GaAs HBT can be integrated with other circuit functions. The final alternative is the
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cold-FET, a FET operated in its linear' or triode region = 0 V) [132]. By varying 
the bias on the gate, the channel can be expanded or contracted. This gives rise to a 
wide variation in drain-source resistance. Significantly, the channel is expanded and 
contracted without requiring any DC current. Not only does this mean the attenuator 
consumes no DC control power, but it is fundamentally faster than a PIN diode or HBT 
based attenuator. In fact, the modulation rate is only limited by the RC time constant of 
the gate-channel junction combined with an obligatory cunent limiting resistor. On the 
downside, the FET exhibits a significant variation in drain-source capacitance.
The bias dependent capacitance has a significant effect on the attenuator’s per­
formance as a component in a vector modulator. When a time varying bias is applied to 
the control terminal of the device it will vary the phase of the transmitted signal in 
addition to the amplitude. This parasitic phase modulation leads to AM/PM conversion 
and causes the axes of vector modulators, hitherto considered straight, to become 
curved. Given that the maximum circle insertion loss is determined with respect to a 
Cartesian coordinate system where equal coverage of all four transmission quadrants is 
essential, the distortion introduced by the cui*vature will lead to a reduction in reported 
performance. At W-band, the reactances can make this reduction fairly acute.
While on the subject of variable attenuators, it is worth pointing out that they 
offer superior intermodulation and noise performance when compared to variable 
amplifiers. This is particularly tr'ue for attenuators based on cold-FETs and cold-HBTs. 
In both cases, the potential difference across their channels is zero and the transmission 
characteristics are highly linear over a wide range of input power levels. Moreover, 
given that W-band vector modulators are typically located before the transmitter power 
amplifier, the power levels should never reach the point where the output signal swing 
exceeds the knee voltage. Since the variable attenuator is a passive device, it should 
also add little excess noise over and above IcTB [133].
For the a-(j) vector modulator, an analogue phase shifter is required in addition to 
the amplitude modulator. There exist two possible circuit topologies for such a phase 
shifter, both of which must consist of cascaded stages. The first is a transmission line 
that it is loaded at quarter-wavelength intervals with variable reactances. The effect of 
loading the transmission line with shunt capacitive elements is to increase its electrical 
length. Loading it with inductive elements shortens it. By loading the transmission line 
only at quarter wavelength intervals, the reflections generated by the shunt elements
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are mutually cancelled. There aie two problems with the approach. Firstly, the phase 
shifter is not matched to 50 Q  and secondly, its dependence on quarter-wavelength sec­
tions means that it is relatively narrowband. However, for a 77 GHz radar having a 
maximum bandwidth of 1 GHz, this is less of an issue. The second circuit topology is 
far superior and is based on exactly the same principles as the reflection-type modula­
tor. However, instead of using variable resistance elements, the circuit uses variable 
reactance terminations.
For MMIC applications involving FETs, there is only one possible variable reac­
tance teimination and that is a Schottky junction vaiactor diode. This consists of a FET 
device having its drain and source terminals connected together [134-136]. Unfortu­
nately, such devices have a substantial parasitic resistance, owing to the fact that the 
semiconductor immediately below the gate is not doped to the same level as a ti’ue var- 
actor. Furthermore, there is some variation in this resistance with applied bias, leading 
to undesnable amplitude fluctuations. By comparison, an HBT with collector and emit­
ter junctions shorted performs much better, provided the device can be made large 
enough to provide a significant capacitance.
4.3 I-Q  (push-pull) vector modulator
The first of three types of I-Q  vector modulator to be examined in this chapter is called 
an I-Q  (push-pull) vector modulator. This ai'chitecture is shown in Figure 4.8 and it 
consists of three basic circuit elements; namely 9 Lange couplers, 1 in-phase power 
combiner and 8 cold-FET terminations. Any signal entering the input port is split into 
two orthogonal (i.e. I and Q) channels and modulated independently by their associated 
push-pull (hi-phase) amplitude modulators. The resulting signals are then recombined 
in-phase at the output. Although the I-Q  (push-pull) vector modulator may appear to 
be a standard 4-channel topology, it is actually a passive 2-channel design. As such, it 
has a maximum circle inseition loss of 6 dB. Imperfections in the couplers and termi­
nations wifi, of coui-se, degiade the peifoiTnance.
This topology was first reported by Ashtiani et al. and Nam et al. using both 
PHEMTs and HBTs as the variable resistances [131,137]. However, in these publica­
tions, the circuit was referred to as a balanced I-Q  vector modulator. This classification 
is quite misleading. Given the way in which the circuit operates, push-pull is a a far 
more accmate description.
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Figure 4.8 Schematic of an I-Q  (push-pull) vector modulator.
Before proceeding with this section, it is worth stating the conventions that will 
be used in the ensuing mathematical formulations. All scattering parameter matrix (S- 
matiix) vaiiables aie identified by a bold “S” and a lowercase subscript (e.g. S^). Any 
partition of this matrix is also identified using an uppercase “S ” and lower case sub­
script. However, an additional index is assigned to the subscript to indicate where the 
partition lies in the original matrix (e.g. ). If the matrix variable is primed, this
indicates a change in the number or configuration of the ports. Individual ^-paiameters 
within a matrix are identified using an unbolded uppercase “5 ” and the same subscript 
as the matrix of which they are a constituent (e.g. ). In the few cases where the
individual 5"-paiameter originates from a derived matrix partition, it will have two sets 
of indices. The first set describes the location of the partitioned matrix and the second 
describes the location o f the individua l 5 -param eter w ithin that m atrix (e.g. 
Scpmpii(^i> These conventions are adhered to throughout Sections 4.3, 4.4
and 4.5
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4.3.1 Coid-PHEMT characterisation
A cold-FET that is readily available in millimetre-wave MMIC technology is the cold- 
PHEMT. This is simply a standard common-source PHEMT device with zero DC bias 
applied to the drain. By applying a vaiiable voltage to the gate terminal, the extent of 
the depletion region within the channel can be vaiied, giving rise to high and low drain- 
source resistance. For a GaAs depletion mode device, the highest resistance will occur 
when the channel is pinched-off under a strong reverse bias and the lowest resistance 
will occur when the gate is forwaid biased.
Ideally, the cold-PHEMT should behave as a pure voltage-conti'olled resistance, 
with a range between zero and infinity. In practise, and especially at W-band, the 
device is observed to have significant ON state resistance and OFF state capacitive
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Figure 4.9 Measured and modelled cold-PHEMT input admittance at 
76,5 GHz: (a) conductance, and (b) susceptance.
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reactance. These effects are readily explained by the ohmic losses in the contacts and 
channel, and the charge separation between the drain and source terminals at pinchoff, 
respectively. Both impact heavily on the vector modulator’s minimum insertion loss.
One of the I-Q  (push-pull) vector modulator designs presented in this chapter is 
based on the standard Marconi Caswell Ltd. H40 AlCaAs/InCaAs 0.25 }im gate length 
PHEMT process. The gates of the PHEMTs consist of 2 fingers, each of which is 60 
fim wide (i.e. 2 x 60 jam). This offers the best compromise between low OFF state 
capacitive reactance and low ON state resistance. Figure 4.9 shows the variation in 
drain admittance with gate bias for the device at 76.5 CHz, as derived from 1-port S -  
paiameter measurements. By expressing the termination in terms of admittance, it is 
relatively simple to fit curves to its real and imaginai^y components, as follows:
G(V) = 0.015tanh[5(y -h 0.045)] + 0.018 (4,27)
B{V) = -  0.017tanh[3.9(y + 0.27)] + 0.0014 (4,28)
A similar set of results can be obtained for a Glasgow PHEMT device. Using these 
empiiical expressions, it is possible to express the termination’s reflection coefficient as 
a function of bias
4.3.2 Lange coupler
When two parallel coupled lines are located close to each other, the solution for the 
fields in the structure becomes a superposition of two different modes; called even and 
odd (or symmetiic and asymmetric). As a result, signals can couple between the two 
transmission lines. A Lange coupler is based on the same concept only it uses several 
coupled lines instead of two to obtain a greater amount of coupling [138]. To demon­
strate this equivalence, Figure 4.10 illustrates the three steps required to convert an 
ordinaiy directional coupler into a Lange coupler. The cmcial step is between (b) and 
(c) when the isolated and direct ports are interchanged. The fact that the coupled and 
direct poits are now on the same side is very important, because all of the vector modu­
lator designs require a high degree of symmetry between the parallel I and Q channels. 
When the direct port is diametiically opposite to the coupled port, an additional length 
of tr ansmission line is requhed to move it aiound to the same side as the coupled port. 
This introduces amplitude and phase imbalances.
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F igure 4.10 Transformation of a basic 2-line directional coupler into a 
Lange coupler: (a) 2-line directional coupler, (b) unfolded 
4-line Lange coupler, and (c) Lange coupler.
Since the Lange coupler is similar* in most respects to the directional coupler, it is 
possible to draw some joint conclusions regarding their behaviour. In particular, the 
amount of coupling will be at a maximum for the frequency at which the coupled line 
segments are exactly a quarter wavelength long. At the same time, the direct and cou­
pled outputs will be in phase quadrature.
The purpose of Section 4.3 is to develop an analytical expression for the I-Q  
(push-pull) vector modulator that relates the final performance to fundamental compo­
nent parameters. In keeping with this objective, a useful model for the Lange couplers 
can be derived from elementary coupled-line theory. Altliough it may not be an entirely 
accurate representation at W-band, it can still yield some insight into how the par ame­
ters of the coupled lines affect the vector modulator’s performance. Alternatively, if 
accurate multiport measurement techniques are employed (see [139]), the actual S - 
parameters of the directional couplers can be used instead of the model [140]. From 
coupled line theory, the even and odd mode responses of a completely symmetrical 
coupler are given by
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*^ £2 2 ) - ^Qg/
2cos(j3/) + j ( -7 ^  — z r~ ls in (p /) 
^ c ^ 0 /
2
(4.30)
2 cos
‘^ oii(= ^0 2 2 ) =
‘^ ol2(“  ^o2l) “
(4.31)
2cos(p/) + y ( ^ ^ - ^ j s m ( |3 0
(4.32)
c Z q^ J
(4.33)
2cos(P 0  + j \ ^ ~  ^ " js in (p O  ^ c Z q^ J
where Z q^  , Z q^  , and Z^ are the even mode, odd mode and characteristic impedances 
of the coupler and p/ is the electrical length of the coupled section. The even and odd 
mode responses are combined to give four partial matrices
S ^ ii(-  8 2^ 2 ) “
Srl2(= S„2l) =
"^ £11 *^ £12 + *^ 012
2 2 (4.34)
*^ £12 + ^ol2 ^ell "b ^Oll
2 2
•^£ll“ ‘^ oll ^£l2“ ^ol2
2 2 (4.35)
*^ £12 “ -^ 012 “^£11
2 2
which, in turn, are assembled into the complete coupler 5"-parameter matrix
'^cll ^cl2 *^ £13 “^£14
Sc = _^£ll] [^£12]
__^£l2] [^£ll]_
■^ £12 *^ £11 *^ £14 “^ £13 
*^£13 ’^ £14 *^£11 *^£12 
*^£14 *^ £13 *^£12 “^ £11
(4.36)
Thus, given Zg^, Zg^, Z^ and p /, it is possible to determine the Lange-coupler’s 4- 
port 5-parameter matrix. These values can be obtained from design equations for inter-
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digitated coupled lines or by electromagnetic simulation. The ideal 4-line coupler is 
known to have 3 dB coupling, zero transmission between the input and isolated port 
and perfect 50 Q impedance match only when Z q^  = 170 and Zg^ = 50 ^ . Values 
such as these can be achieved in microstrip provided that the fabrication process per­
mits fairly narrow gaps between lines.
Designing Lange couplers at W-band is quite difficult. Many of the parameters 
above are completely stretched to their limits of validity. As the operating frequency 
increases, the length of the Lange coupler decreases unacceptably with respect to the 
width and spacing of the interdigitated fingers. Airbridges and port connections, hith­
erto considered insignificant, become proportionally larger with respect to the coupled 
line sections. Both of these factors combine to upset the coupled line modes in ways 
that are unpredictable in terms of simple calculations and give rise to circuits that are 
imbalanced and under-isolated. Finally, the increased frequency also means higher 
losses, due to skin-effect and radiation.
The situation is complicated even further when trying to design CPW Lange cou­
plers. Firstly, it is unclear what the best topology might be. Since there are now ground 
planes on either side; they can either be continuous and unbroken, or they can follow 
the outline of the coupled lines themselves. Secondly, it is also unclear how close or 
how far these ground planes should be from the coupled lines. Given these uncertain­
ties, the CPW Lange couplers designed for this research program are based on parame­
ters estimated by COPLAN^^. Based on these estimates, a set of eight Lange couplers 
has been fabricated and tested on 400 pm doped GaAs. An example of the test structure 
is shown in Figure 4.11.
Figure 4.11 CPW Lange coupler for direct port measurement.
Since the VNA can only measure the response between two ports at any given 
time, the test structure must be layed out in triplicate. For each copy, the configuration
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of loads and ports is adjusted to measure the direct, coupled and isolated responses, 
respectively. Based on these measurements, the insertion loss was calculated using the 
following expression:
/L(dB) = -201og(|S2i|%  IS jif  ) (4.37)
The measured results at 76.5 GHz aie given in Table 4.2. From these results, it is 
evident that the highest level coupling occurs when the slot width is at its minimum 
value of 6 p.m (coupler 1). This is substantially smaller than the 10 jLim  suggested by 
CO PLAN  The measured results also indicate that the coupler needs to be shorter 
than predicted by simulation. It turns out that coupler 5, the shortest of the set, is clos-
Table 4.2: 76.5 GHz measurements of CPW Lange couplers.
Coupler 1 2 3 4 5 6 7 8
Slot widtli (s, lira) 6 10 12 10 10 10 10 10
Cond. widtli (w, pm) 12 12 12 10 10 10 10 10
Length (/, |lra) 190 190 190 190 180 200 190 190
Ground Slot (g,  jim) 30 30 30 30 30 30 30 30
Input RL direct (dB) 37.3 38.1 37.4 43.4 29.3 50.6 18.5 29.4
Output RL direct (dB) 25.1 28.8 33.3 35.6 33.9 26.4 17.8 26.3
Output RL coupled (dB) 16.8 18 18.1 18.2 17.1 17.6 13.9 17.3
Forward Isolation (dB) 11.4 12.8 13.4 13.4 12.7 12.9 13.0 12.4
^21 (dB) 3.3 2.9 2.7 2.9 2.9 2.9 2.3 2.9
^31 (dB) 5.0 5.4 5.6 5.5 5.6 5.2 4.4 6.5
Amp imbalance (dB) 1.6 2.5 2.9 2.7 2.4 2.3 2.1 3.7
IL(dB) 1.06 0.96 0.90 1.00 1.00 0.89 0.21 1.05
Phase difference (deg) 91.9 94.9 95 92.7 90.8 94.8 88.4 94.1
est to having the correct output phase difference. This is because the simulator has not 
taken the capacitive loading of the airbridges into account. Based on this measurement 
set, several refinements were made to the Lange coupler parameters in order to improve 
its performance. By combining the results of coupler 1 and coupler 5 in relation to the 
others, it would appeal' that the coupler should have a narrower slot spacing and be 
shorter than the simulator predicts. The new recommended parameters aie: j  = 4 pm, 
w = 10 pm, I = 180 pm and g = 30 pm.
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Clearly, these results indicate that COPLAJST^ cannot fully predict the perform­
ance of these structures. This is hardly surprising given that COPLAN^^ can only 
model the behaviour of the simple n-coupled line segments. It cannot accommodate the 
discontinuities introduced by airbridges or the input connections. This deficiency is 
particularly evident from Figure 4.12. Obviously, there are some other mechanisms
0
■10
-30
Output RL (meas.)
4-
\ / 1  , r v j ,\
Input and output RL (sim.) > I  ^ Input RL (meas.)
J  I I UL
40 60 80
Frequency (GHz)
100 120
Figure 4.12 Measured and simulated Lange coupler return loss (coupler 1).
present, because the measurements of coupler 1 suggest that the input impedance is 
very close to 50 Q neat' 76.5 GHz. The simulations, by compaiison, make no such sug­
gestion. The model is also overly optimistic in its predictions of coupling, as shown in 
Figure 4.13. The simulation results indicate perfectly balanced direct and coupled out­
puts (0.29 dB insertion loss). The measurements of coupler 1, which has a slot 4 |xm 
naiTOwer than the simulated coupler is still significantly under-coupled. In terms of iso­
lation, Figure 4.14 shows that the simulated and measured results differ by over 10 dB. 
Since the CPW Lange couplers operating at W-band cannot be described by simple 
coupled line models, it is recommended that measured results be substituted into equa­
tion (4.36) when modelling the vector modulator.
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F igure 4.13 Measured and simulated Lange coupler transmission response 
(coupler 1).
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F igure 4.14 Measured and simulated Lange coupler isolation (coupler 1).
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4.3.3 In-phase power combiner
Once the I and Q components in the vector modulator have been modulated, they must 
be combined in-phase at the output. This is achieved using a basic 3-dB Wilkinson 2 - 
way power combiner [141]. The schematic representation of the combiner and its 
implementation in CPW is shown in Figure 4.15. The power combiner consists of two 
quarter-wavelength sections with characteristic impedances of and a 2Z^ shunt
resistor. The role of the isolation resistor is to prevent a signal injected at one of the 
input ports from emerging out of the other, as it provides a 180° leakage cancellation 
path. If the ports are matched, the current through the resistor should be zero at the cen­
tre frequency.
4 i z ,
2Z
(a)
i :
(b)
Figure 4.15 Output combiner: (a) schematic, and (b) CPW realisation.
The power combiner was also designed using COPLAAT^. The simulation file 
consists of a series of interconnected CPW transmission line segments, T-junctions, 
bends, airbridge segments and a thin film resistor. Based on this preliminary design, 
eight separate power combiners were layed out and fabricated on 400 pm doped GaAs. 
Their dimensions and performance are given in Table 4.3. The eight couplers are dis­
tinguished from each other by different lengths of J lZ ^  line (combiners 1, 2, 3 and 8), 
different shunt resistor values (combiners 5 and 7), and differing numbers of airbridges 
(combiners 4 and 6). Furthermore, combiners 6 and 7 were layed out having rounded 
bends, as depicted by Figure 4.15(b). Based on the measurements of the eight couplers, 
it appears that too many airbridges degrades performance, rounded comers are better 
than square ones and a 32 pm long resistor is better than 40 pm (80 2^ versus 100 Q).
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Table 4.3: 76.5 GHz measurements of CPW  Wilkinson power combiners.
Combiner 1 2 3 4 5 6 7 8
Slot width (s, pm) 6 10 12 10 10 10 10 10
Cond. width (w, pm) 12 12 12 10 10 10 10 10
Length (/, pm) 190 190 190 190 180 200 190 190
Input RL (dB) 14 13.8 12.8 15.4 13.1 16.7 16.5 12.9
Output RL (dB) 16.9 17.1 16.6 18 16.8 18.7 18 17.5
Insertion loss (dB) 0.89 0.69 0.79 0.59 0.79 0.59 0.69 0.89
Isolation (dB) 21.4 21.8 21.2 25.8 26.2 26.3 46.5 20.4
Like the CPW Lange coupler, the requirement to fabricate an “aiiay” of elements 
with slightly differing parameters is tantamount to an admission that COPLAN^^ can 
only partially predict circuit performance at 76.5 GHz. However, unlike the Lange cou­
pler, the process of using the simulator to make an initial prediction and following it by 
laying out slightly modified structures has proved to be more successful. From Table 
4.3, power combiner 7 achieves respectable performance in terms of input and output 
return loss in spite of the fact that the simulated and measured results do not com­
pletely fit (Figure 4.16). Even though COPLAhP^ models the exact circuit geometry, it
Output RL (sim.)
§ . -10 
IS -20
g
Input RL (meas.)
Input RL (sim.)
Output RL (meas.) \f" If
-40
40 60 80 100 1200 20
Frequency (GHz)
Figure 4.16 Measured and simulated power combiner return loss.
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appears not to have accounted for a resonance at 38.25 GHz, or half the carrier fre­
quency. Evidently, when taken together, the two À ./4  sections of the coupler behave 
like a X^/2 transmission line resonator. The fit and the performance are much better 
for the insertion loss and isolation, as shown in Figure 4.17. Power combiner 7, with its 
round bends achieves an excellent naiTow band isolation of 46.5 dB and an insertion 
loss of 0.7 dB.
Inseition loss (meas. and sim.)
:
I  -20 
§
§•S -30 1
I  -40
Isolation (sim.)
Isolation (meas.)
60 80 100 120400 20
Frequency (GHz)
F igure 4.17 Measured and simulated power combiner transmission responses.
Although it is possible to express the behaviour of the Wilkinson power com­
biner in terms of closed-form F-parameter expressions, the non-ideal effects of the 
junctions, bends and airbridges mean that they have little applicability. The combiner’s 
performance, insofar as modelling the vector modulator is concerned, is best accounted 
for by using the actual measured ^-parameters.
4.3.4 Basic reflection-type modulator
The fundamental control element in the I-Q  (push-pull) vector modulator is the basic 
reflection-type modulator. Shown in Figure 4.18, this circuit employs a 50 Q Lange 
coupler, two cold-FETs and two 6 kO resistors. These latter elements, which are an 
implicit component in all cold-FET reflection-type modulators, are a safety measure 
and do not impinge on the circuit’s RF performance. Their purpose is to protect the del­
icate Schottky junction from potentially destructive gate cuiTents arising from high
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basic modulator - (T)
coupler - S Coupler Port Notation
®  Input
©  Direct
@ Coupled
0  Isolated
Figure 4.18 Basic bi-phase reflection-type modulator.
level RF input signals or transients in the applied control signals. They also serve to 
isolate the control inputs from the RF signal path. The value of 6 IcH is chosen to max­
imise the amount of protection, while minimising the gate-channel RC time constant. 
As mentioned in Section 4.2.6, its value impacts significantly on the maximum attaina­
ble modulation rate for the circuit.
When a signal enters the input port of the basic reflection-type modulator, it is 
divided (by the Lange coupler) into two equi-amplitude, but orthogonal components. A 
portion of these components is then reflected back into the coupler by the terminating 
impedance, presented by the drain-source terminals of the FETs. If the gate-source bias 
of both devices is varied identically, a low drain-source resistance will result in a strong 
reflection with a 180° phase shift. As the resistance is raised, the magnitude of the 
reflected component will drop towards zero when it reaches 50 n . As the resistance is 
further increased, the reflected component will increase again, but this time without 
any phase inversion. Assuming ideal couplers, the components will sum at the cou­
pler’s isolated port and cancel at the input port. The effect is to transform the reflection 
coefficient of the teimination, F, to the S 2 1  of the overall basic modulator.
Previous analysis of the basic reflection-type modulator, and indeed the entire 
vector modulator, has assumed that quadrature couplers aie ideal [137]. In view of the 
W-band measurements of Lange couplers presented in Section 4.3.2, this assumption is 
invalid. The analysis that follows is more rigorous than any to date. Since it is based 
entirely on the 5"-pai'ameters of the constituent components, it malces no assumptions 
regarding their behaviour.
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Referring to Figure 4.18, the response of the basic reflection-type modulator is 
derived by terminating the direct port 2 and the coupled port 3 with identical reflection 
terminations, expressed by the reflection coefficient F. Having done this, the 4-port can 
now be reduced to an equivalent 2-port using the well-known port reduction technique 
[140]. By definition, the 5-matrix transforms the wave amplitudes entering the 4-port 
(a^) to the wave amplitudes exiting it (&y) as follows:
^ 1
^2
h
_^ 4
^cll *^ cl2 ^cl3 ^cl4 
hl2 ^cll ^cl4 ^cl3 
*cl3 ^ c l 4  ^ c i l  ^ c l 2
^ 1
^ 2
I <33
y ^ 4
(4.38)
If ports 2 and 3 are now tenninated with identical loads having the reflection coefficient 
F, the incident wave amplitudes can be replaced by F ^ 2  FZ?g.
bi
h
h
&4
I ^ 1
F^2
I F^3
y «4
(4.39)
The overall input return loss (>S'^,„(F)ii ) and insertion loss (5/,„j(F)^2) of the basic 
modulator can now be found by setting = 0 and solving for the ratios b^ /a i  and 
b^ /a^ ,  respectively. This is essentially the solution of a linear system of equations. 
After some manipulation, the elements of the basic modulator’s 5-matrix (S^„j(F) ) 
become
+ (5^12 + 5 ^13)
cll (4.40)
-  •^ cl4
- ( i ^ J
2'^c12‘^ c13(i _ 5 r )  + ("^ cl2 + ‘^ c13)’^ c14(i _5 I r ) (4.41)
Since the circuit is completely reciprocal,
^ w ( r ) i i  = ^6;»(r)22 
^ w (r ) i2  = .^6/»(n2i
(4.42)
(4.43)
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For an ideal coupler, it can be readily shown that equation (4.40) reduces to zero and 
equation (4.41) reduces to ~ jT .  This latter result clearly indicates that the impedance 
variation of the cold-FETs plays a critical role in establishing the minimum insertion 
loss of the modulator. Equally significant is the effect of having non-zero coupler isola­
tion (i.e. ), As will be seen in Section 4.6, insufficient isolation presents a clear
leakage path that will degrade the vector modulator’s ability to suppress the carrier. 
Equations (4.40) and (4.41) also express the effects of the coupler’s imperfect splitting 
and impedance matching on the basic reflection-type modulator’s performance.
4.3.5 Push-pull (bi-phase) modulator
Ideally, for FET devices with a large resistance vaiiation and a small capacitance valua­
tion, the basic reflection-type modulator is capable of full bi-phase operation with neg­
ligible insertion phase vaiiation. However, when the OFF-state capacitance and the 
minimum ON state resistance are significant, the insertion phase will be non-zero and 
the minimum insertion loss will be poor. If two basic reflection-type modulators aie 
aiTanged in a push-pull configuration, between two quadrature couplers, the insertion 
phase variation can be minimised, the minimum insertion loss improved and bi-phase 
operation lai'gely restored. From the dashed boxes of Figure 4.8, this configuration 
appeal's similar to the aiTangement used for a balanced amplifier. For the push-pull 
mode, however, the output is taken from the isolation port and the two basic modula­
tors are supplied with complementary control signals. The summation of the two com­
plementary responses yields a much larger ON-OFF impedance variation. Previous 
analysis, that has assumed ideal couplers, indicates that the overall push-pull transmis­
sion response is half of the difference between the tiansmission responses of the two 
basic modulators, when they are supplied with complementary contiol signals [137]. In 
practise, the finite isolation and impedance mismatch of the couplers complicates this 
aiTangement, by allowing reflected signals from each of the two basic modulators to 
pass into one another. Calculating the 5-parameters of the push-pull (bi-phase) modu­
lator involves cascading three 4-port networks, as shown in Figure 4.19. In the first 
instance, the input coupler must be cascaded with the basic modulator pah'. The corre­
sponding matrices, shown in Figure 4.19(a), are for the input coupler, and 
S^^(F), for the basic modulator pair.
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Input coupler Basic pair
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Input coupler + basic pair
(a)
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Figure 4.19 Networks used to calculate the response of the push-pull (bi-phase) 
modulator: (a) input coupler cascaded with basic modulator pair, (b) 
input coupler and basic modulator pair* cascaded with output cou­
pler, and (c) final push-pull (bi-phase) modulator.
S 'c  =
*^cll *^ cl4 ^cU ^cl2
^cU ■^ cll ^cl2 ^cl3
*^ cl3 ^cl2 ^cll ^cU
*^ cl2 ^cl3 ^cl4 ^cll
(4.44)
12 0
0
12 0
11 0
0
11
(4.45)
The prime notation added to in equation (4.44) signifies that ports 2 and 4 of the 
quadrature coupler have been interchanged. This change is necessitated by the notation 
requirements for cascading n-port networks. In equation (4.45), T  is the complemen-
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taiy reflection coefficient of F. A pair of reflection coefficients (and their required bias 
levels, V  and V ) are said to be complementary when they give F (y )  = -F (V ) .
The matrices in equations (4.44) and (4.45) must now be partitioned into four 2 -  
port networks. Since there are only two distinct partitioned pairs for each matrix, the 
duplicates are omitted and the resultants identified by their 4-port name. Indices of 11 
and 12 are used to indicate where the partitions’ were in their original 4 x 4  matrix.
S 'c ll =
S'ci2 =
•^cll ^cU
J^cl4 ^cll
"^ cl3 ^cl2
^cl2 *^ cl3
*6/711(F) 11
0
'11
^6/7l2(F) 12
0
^ ‘^677i(F ) i2
(4.46)
(4.47)
(4.48)
(4.49)
Using the expressions for cascading n-port networks [140], a new set of partitioned 
scattering matrices is obtained. These are part of S^^^(F) , a 4-poit consisting of the 
input coupler and the basic modulator pair.
-1,
*c6/7ll (F) = S 'c ii + S ',i2 [ I -S 6 /7 ii(n S 'c i i]  S 6 ,n (F )S ''6/711' c l2
Sc6/7l2(n = [Sc6/72l(n]
-1.= S 'c l2 [I-S 6 /7 ll(n S 'c ll]  S6pl2(n
^c6/722(F) -  S /;pn(F )+  S ^ ^ i2 (n [I -S 'c i iS ^ ^ ii(F )]
-1
(4.50)
(4.51)
(4.52)
TIn the above expressions, I is the identity matrix, [ ] means inverse matrix and [ ] 
means transpose matrix. Having done this, it is now possible to derive the S'-matiix for 
the entire push-pull modulator, S ^^(F ), by cascading the new 4-poit, S^^^(F), with 
the output 4-port coupler, S '^ . This step, which is illustrated in Figure 4.19(b), yields a 
set of equations similar* in form to (4.50-4.52).
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V u (F) = Spp22(F)
= S , ,^ n (F )  + S ,6^i2(r)[I-S 'c iiSc6p22(F)] -1 (4.53)
^  ^'cU^c6/712(F)
(4.54)p^p 12(F) - Spp2i(F)
= Sc6pl2(F)[I-S'cllS^/,p22(F)] S^cl2 
Since ports 2 and 4 of the push-pull modulator are terminated in 50 loads, S^^(F) 
can be reduced to an equivalent 2-port network by extracting the upper-leftmost S -  
paiameters of the four partitions given in equations (4.53) and (4.54). Referring to Fig­
ure 4.19(c), the reduced ^'-matrix for the push-pull modulator is
s 'p p ( n  = *^ pp 11(F) 1 1 12(F) 11"^pp 12(F) 11 5'^ pii(F)ii (4.55)
4.3.6 Complete I-Q  (push-pull) vector modulator
The complete I-Q  (push-pull) vector modulator is realised by splitting the input signal 
into orthogonal channels, modulating each one independently, and then summing the 
resultant. Since both independent push-pull modulators are bi-phase, they can be used 
to form the axes of a two-dimensional space that spans all four transmission vector 
quadrants. Summing is achieved using an in-phase power combiner. Mathematically, 
the procedure for determining the overall vector modulator response is very similar to 
that used for the push-pull modulator. Refening to equation (4.45), the entries for the 
basic modulator are now replaced by the 5-parameters for two push-pull modulators 
with teiminations adjusted to Fy and F q , respectively. If this matrix is partitioned as in 
(4.48) and (4.49), the resulting submatrices of the push-pull modulator pair (pmp) 
become
^ p p n ( ^ i \ i 0 (4.56)0
^p p l2 (^ l \ l 0 (4.57)0 ^ppi2(^Q)n
^/7Mpl2(F/, Fg) -
To determine the 5-matiix of the combined input coupler and push-pull modulator pair, 
the 4-port cascade technique must be applied once again. As shown in Figure 4.20(a),
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Figure 4.20 Networks used to calculate the response of the complete vector 
modulator: (a) input coupler cascaded with push-pull (bi-phase) 
modulator pair, and (b) input coupler and push-pull pair cascaded 
with output (in-phase) combiner.
the first matiix is given by and the second is represented by its partitions in (4.56) 
and (4.57). The complete 4-port ^-parameter description of the cascaded network, 
Scpmpi^if Fq) , is given by a new set of partitions.
-1
(4.58)
(4.59)
(4.60)
12(^7, Fq) -  [^cpmp2l(^I>^o)^
-  ^ cl2^^ ~ ^pmpll^^P c l J  ^pmpn^^I’
^cp?np22^^I’ -  ^pmpn(^I’ ^ g ) + 12(^7’ ^g )
^'cll^pinpll^^I’ I^g)] ^'cn^pmpl2(^I’ ^ g )
Ports 3 and 4 of the combined input coupler and push-pull modulator pair can now be 
summed using a 3-port in-phase combiner. To do so, port 2 must first be terminated by 
a 50 12 load and S^^^„^(Fj, F q) represented as a 3-port network. The reduced matrix, 
F g ) , is then partitioned as follows:
11 (4.61)
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^ cpm/J 12( ^ 7» [J^cpwpl2(^7’ 12( ^ 7»
^cpmp2l^^I> ^g^ll 
‘^ Cjp/n/72l(^7’ ^g^21
(4.62)
(4.63)
^'cpmp22(^I>^0) -  ^cpmp22(^I>^Q) (4.64)
For the 3-port output (in-phase) coupler, the partitioned submatrices are defined in 
terms of 5-parameters assuming port 3 is the signal combining port.
W il ^oc22 ^oc23 ^oc32 ^oc33 ’ocl2
*oc21
*oc31 (4.65)
Soc21 -  \Socl2 *^0013]  ^oc22 “  \_^ocl^
The overall I-Q  vector modulator response is now determined by cascading the two 3 - 
ports of Figure 4.20(b) to obtain the final 5-matiix S^„j(T/, F g ) . Its 5-parameters are 
given by
‘^ vmll(^7» ^ g ) “  ^'cpmpU^^I’ ^ g )  + ^ cpmpl2(^7' ^g )_i (4.66)
^  ~ ^ocll^ "ci?7H7?22(I"7» ^g )] ^ocil^"cpmp2l(^7’ ^ g )
"^w»12(^7' ^ g ) -  »^vw2l(^7’ ^ g ) (4.67)
-  ^'cpmpl2(^P ^ g ) [ I  “  ^oc 11S' 0/77777722(^ 7’ ^g )] ®ocl2
(4.68)‘^ v777.22(^ 7’ ^ g ) -  ^oc22 + ^oc21 “  ^'cpmp22(^P ^g)^ocl J
^  ^'cpmp22(^P I"g)^ocl2
Equations (4.66-4.68) give a full desciiption of the vector modulator’s behaviour and 
account for all of the imperfections present in the quadrature and in-phase couplers. 
For ideal couplers impedance matched to 50 12 and with perfect isolation, the expres­
sions can be greatly simphfied
‘^ v777.1 i (^ 7’ ^ g ) = ‘^ v77?22(^ 7’ ^ g ) “  0 (4,69)
1 (4.70)‘^V77i12(^7’ ^g) -  ‘^V777.2i (^7’ ^g) -  "4[(F /” Fp + y(F g-F ^ )]
Equation (4.70) is an important result because it clearly illustrates how the vector mod­
ulator’s transmission response is dependent on the range of reflection coefficient values
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assumed by the terminations. For ideal complementary terminations (i.e. Tj  = -T^  
and T q -  - T q ), it can be further reduced to
12(^ 7’ “  ‘^ V7m2i(^ 7’ ^ g ) “  "2  [^7 7^g] (4.71)
Thus, assuming ideal components (including ^| < 1 ), the maximum circle insertion 
loss for the I-Q  (push-pull) vector modulator is 6 dB. This is consistent with the behav­
iour expected of the 2-channel vector modulator described in Section 4.2.2.
4.3,7 Simulated static constellation
Using the expressions developed in the previous sections, it is possible to simulate the 
static constellation of the I-Q  (push-pull) vector modulator. For this simulation, the S-  
parameter inputs are the modelled cold-PHEMT terminations of Section 4.3.1, the first 
Lange coupler of Section 4.3.2 and the seventh Wilkinson power combiner of Section 
4.3.3. The applied control voltages ai*e then swept from -2 V to 0 V, in 33 steps. Since 
both the I and Q channel are swept independently, this gives a total of 33^ = 1089 
data points. For each of the data points, the required complementary voltages are 
derived from the primary voltage by the following expressions:
V j = \ V j \ - 2  (4.72)
Vq = \Vq\ - 2  (4.73)
Strictly speaking, these aie not the ti'ue complementary voltages. The true comple­
ments would give a T = - T , but since T is far from being an odd function of V, it is 
impossible to achieve this relationship. With some effort, it is possible to approximate 
it by replacing equations (4.72) and (4.73) with more complex nonlinear functions. 
However, in terms of the observed behaviour of the vector modulator, there is only a 
marginal improvement in its performance.
After making all of the substitutions for the input variables and sweeping the 
control voltages, the worst-case input and output return loss were determined to be 24 
dB and 11 dB, respectively. The calculated transmission response is shown in Figure 
4.21. According to tlie definition given in Section 4.2.2, the maximum chcle insertion 
loss of the I-Q  (push-pull) vector modulator is 0.15 or 16.5 dB. Evidently, this value is 
considerably higher than the theoretical minimum of 6 dB. Given the nature of the cir­
cuit, it is veiy difficult to supply a precise explanation for the deviation from ideal per­
formance. This is paitly because the overall response is dependent on the teiminations,
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the couplers and the way in which the minimum insertion loss is determined. Moreo­
ver, the simulated constellation is based on a matrix calculation, which permits interac­
tions between the individual component responses. In so doing, it is impossible to 
decouple their individual contributions numerically.
50 mUnits/div 90
Maximum circle
180
270
Figure 4.21 Calculated static constellation for the I-Q  (push-pull) 
vector modulator.
However, it is possible to obtain a rough estimate of the degradation in perfoim- 
ance contributed by the couplers and the terminations. Figure 4.22 compares the previ­
ous results for the I-Q  (push-pull) vector modulator with calculated transmission 
responses assuming either ideal couplers or ideal terminations. In both cases, the maxi­
mum circle insertion loss is 12 dB, or 6 dB higher than the theoretical minimum. Thus, 
it can be assumed that real couplers and real teiminations cause the performance of the 
vector modulator to deviate from the ideal by approximately the same amount. In teims 
of the overall performance of a practical I-Q  (push-pull) vector modulator, it is equally 
important to optimise both sets of components.
Figure 4.22 also seiwes to highlight the nature of the effects that the couplers and 
terminations have on the maximum circle insertion loss. From the constellation with 
ideal terminations, it is cleai* that the nonzero isolation shifts the centre away from zero 
while the amplitude and phase imbalances stietch it. Furthermore, the accumulated 
insertion loss of the couplers shrinks the constellation to almost half its ideal size.
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Figure 4.22 Calculated static constellation for the I-Q (push-pull) vector 
modulator assuming ideal terminations, ideal couplers, and all 
practical components.
From the constellation with ideal couplers, it is apparent that the range of impedance 
variation in the terminations also has a significant impact on the size of the constella­
tion. The curvature in the constellation is the result of AM/PM conversion introduced 
by the terminations. When all of the aforementioned effects are summed together, the 
constellation will not be equally divided among the four quadrants of the transmission 
plane. Since the maximum circle insertion loss is dependent on the performance in the 
worst quadrant, its application to the calculated responses of Figure 4.22 clearly illus­
trates that it is a practical measure of performance that can readily account for all 
sources of distortion.
4.4 Balanced (I-Q) vector modulator
The second type of I-Q  vector modulator to be examined in this chapter is called the 
balanced (I-Q) vector modulator. Its topology is shown in Figure 4.23 and it is com­
posed of 2 quadrature couplers, 2 rat-race couplers and 4 cold-FET terminations. As 
the name suggests, the balanced vector modulator is really a pair of 2-channel single­
ended reflection-type vector modulators in a balanced arrangement. When a signal 
enters the input port of one of the single-ended reflection-type modulators, it is split 
and directed into the coupled arms of the rat-race. These two arms differ in length by
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Figure 4.23 Schematic of a balanced (I-Q) vector modulator.
an eighth of a wavelength and are terminated by common source cold-FETs. The addi­
tional Àg/8 line length introduces a fixed 90° phase offset between the two reflected 
components, defining the I and Q channels. The complete functionality of the vector 
modulator is achieved by varying the impedance of the two terminations independ­
ently. This topology is an extension of principles first outlined by Rutz in 1961 [142]. 
Although initially intended as a SSFT, Rutz did not indicate that the same circuit could, 
in fact, be used as a full vector modulator.
Unlike the basic modulator discussed in Section 4.3.4, the input and output 
impedance of the reflection-type vector modulator is not matched to 50 O. After the 
two components are reflected by the terminations, they combine in equal amounts at 
both the input and output ports. To suppress the component at the input port, two sin­
gle-ended modulators are arranged into a balance modulator design. If both single­
ended modulators are driven by the same I and Q control signals, the component 
reflected towaids the input will appear entkely in the 50 Q dummy load.
The balanced (I-Q ) vector modulator has an inherent 6 dB maximum circle 
insertion loss penalty. This loss can be traced directly to the 2-channel single-ended 
reflection-type vector modulator. Noimally, such a device would be expected to have 3 
dB maximum circle insertion loss. However, since half of the signal from its I and Q
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reflection terminations appears at the input and half appears at the output, the result is a 
further 3 dB forward transmission loss. The balanced topology gives exactly the same 
insertion loss as the single-ended version, since the signal is split at the input, but com­
bined in-phase at the output. At this point, it would appear that the balanced (I-Q) vec­
tor modulator has a performance that is equal to the I-Q (push-pull) vector modulator.
4.4.1 Rat-race coupler
The rat-race coupler is a 180° hybrid that consists of six X /4  sections of characteris­
tic impedance with the ports assigned as shown in Figure 4.24. This arrange­
ment will ensure a good impedance match, an even power split between ports 2 and 4 
and high isolation at port 3. When the rat-race is implemented in CPW, the ring 
becomes a rectangle. Although this simplifies connections to and from the coupler, the
(b)
Figure 4.24 Rat-race coupler: (a) schematic, and (b) CPW realisation.
additional bends in the 3À /4  section greatly disturbs the amplitude and phase bal­
ance between the two output ports. In order to avoid adding impedance steps, the same 
central conductor width was used for both the input ports and the ring. The impedance 
difference was then realised by increasing the CPW slot width in the ring. Once the 
preliminary design for the coupler was layed out and simulated, it became apparent that 
it could not meet all of the performance requirements. It was simply not possible to 
obtain adequate matching, isolation, amplitude balance and phase balance simultane­
ously. As a result, open-circuit matching stubs were added to all of the T-junctions. 
This is a unique, and previously unreported technique for improving the performance 
of transmission line couplers, and as the simulated results in Figures 4.25, 4.26, and
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4.27 attest, it also appears to be very successful. The existence of these problems
appears to be unique to this particular topology, because rat-race couplers have been
designed successfully without recourse to matching stubs before [143].
The simulated results for the rat-race coupler are shown in Figure 4.25, Figure
4.26 and Figure 4.27. They show excellent performance around the design frequency of
76.5 GHz. The isolation for the coupler is 34 dB, which is considerably higher than the 
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Figure 4.25 Simulated return loss and isolation for the CPW rat-race coupler.
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Figure 4.26 Simulated insertion loss for the CPW rat-race coupler.
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Figure 4.27 Simulated insertion phase for the CPW rat-race coupler.
11.7 dB measured for the Lange coupler. The insertion loss, given in Figure 4.26, is 
reasonably well balanced between the two output ports. Naturally, there will be some 
additional line loss at port 4, due to the exti'a length of transmission line. The outputs 
are very close to being in phase quadrature, 90.8°, as shown in Figure 4.27.
4.4.2 Branch-line coupler
A branch-line coupler is composed of four 1 ^ /4  transmission line segments. The 
power split at the right hand ports is dictated by the relative impedance of the shunt to 
the series transmission lines. Assuming perfect junctions and lossless transmission 
lines, an impedance ratio of 1 to ^  will yield an even amplitude division between 
ports 2 and 3 (see Figure 4.28). Furthermore, if the shunt tiansmission line has an 
impedance of then all ports will be matched to the characteristic impedance at 
the centre frequency and port 3 will be isolated. In practise, perfect amplitude balance 
is not possible because of transmission line losses and pamsitic effects associated with 
the T-junctions. These latter effects aie particularly acute for a CPW implementation. 
Although the balance can be partially restored by adjusting the dimensions of the series 
and shunt lines, such modifications tend to degrade the input match, isolation and 
phase response. Like the rat-race coupler, these problems can be circumvented by
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Figure 4.28 Branch-line coupler: (a) schematic, and (b) CPW realisation.
introducing shunt stubs at the junctions. This gives another degree of freedom with 
which to make trade-offs.
The simulated results for the CPW branch-line coupler are shown in Figure 4.29, 
Figure 4.30 and Figure 4.31. Unlike the Lange coupler, the branch-line coupler is a nar­
rowband device. Consequently, the input match and amplitude balance are only correct 
around a relatively narrow band of frequencies near 76.5 GHz. At 30 dB, the isolation 
for the branch-line is definitely much higher than the Lange coupler. This advantage 
cannot be overstated because isolation has a direct impact on the vector modulator’s
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Figure 4.29 Simulated return loss and isolation for the CPW branch-line coupler.
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Figure 4.30 Simulated insertion loss for the CPW branch-line coupler.
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Figure 4.31 Simulated insertion phase for the CPW branch-line coupler.
ability to suppress the carrier signal. Like the rat-race, there is also some inherent 
amplitude imbalance between the direct and coupled output signals. Once again, this is 
due to the transmission line losses.
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As a final note, branch-line couplers are used for the balanced (I-Q) vector mod­
ulator rather than Lange couplers because they can be completely represented in the 
circuit simulator. This permits the best possible comparison between measured and 
simulated results. Moreover, they offer greater canier suppression, owing to their 
excellent isolation. If there Were more chip area available, branch-line couplers would 
have also been used for the I-Q  (push-pull) vector modulator. However, since the 
former topology requiies nine quadrature couplers compared to the two in the balanced 
(I-Q) topology, the approach becomes too wasteful and expensive.
4.4.3 Reflection-type I-Q  vector m odulator
Like any other balanced circuit, the balanced (I-Q) vector modulator is made up of two 
single-ended vector modulators. A schematic of the single-ended reflection-type I-Q  
vector modulator is shown in Figure 4,32. It consists of a rat-race coupler, two cold- 
FET terminations and a length of A ,./8 transmission line. Compaied to the basic bi­
phase amplitude modulator of Section 4.3.4, this arrangement offers complete ampli­
tude and phase contiol in its own right.
Coupler 
OUTPUT Port Notation
(D Input
(2) In-phase
(3) Isolated 
0  Anti-phase
INPUT
Figure 4.32 Reflection-type I-Q  vector modulator.
To appreciate how the reflection-type I-Q  vector modulator works, a completely 
generalised analysis will now be presented. Like the analysis of the push-pull (I-Q) 
vector modulator, the following mathematics make no assumptions regarding the 
behaviour of the constituent components. Specifically, the expressions can accommo­
date imperfectly matched, imbalanced and under-isolated couplers. Since the rat-race
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coupler in the vector modulator is a symmetiical circuit, its S-parameter matrix, S,., 
can be expressed as
S,. =
‘^ 7-11 "^ 7-12 ^rl3 *^ 7-14
*^ 7'12 *^ 7-22 r^23 '^ 7-13
■^ 7-13 "^ 7-23 r^22 ‘^ 7-12
7^ 14 ^rl3 r^V2 "^ 7-11
(4.74)
At this point, it is worth noting that the reflection-type I-Q  vector modulator could also 
be implemented with a branch-line or Lange coupler instead of a rat-race hybrid. If all 
three couplers work equally well in terms of amplitude and phase imbalance, then they 
would yield a vector modulator having equally acceptable performance. The reason for 
using a rat-race instead of the other couplers is its high isolation. This assertion is 
based purely on the simulated and measured results of Sections 4.3.2,4.4,1 and 4.4.2.
If ports 2 and 4 of the rat-race coupler are now terminated with cold-FETs having 
reflection coefficients Fy and T q , respectively, the 4-port network can be reduced to 
an equivalent 2-poit using the same port reduction techniques given in Section 4.3.4. 
The matrix equation to be solved is
"^ 1
^2
h
_^ 4
^rll ^rl2 ^rl3 ‘^ ri4 
‘^ rl2 1^-22 ‘^7-23 *^7-13
a. (4.75)*^7-13 "^ 7-23 1^-22 ^rl2 
^ r U  ^rl3 ^rl2 ‘^ 7-11
If « 3  = 0 , it is possible to find the input return loss from the ratio b i / a ^ . J o  deter­
mine the insertion loss and the output return loss, must be set to zero and the ratios 
b i /a ^  and b^/a^  formed. After some manipulation, the 5^-paiameters for the reflec­
tion-type I-Q  vector modulator (S,.^) are as follows:
12 >14 1 -"^ 7-22^
7-ii^e
(4.76)
Fg)i2 -  «Î,.i3 +
s,23r,(s„2 + ■^H2re(«ri4
1  —  T —
‘^ rl3‘^ rl2^7)
'  l -S r l i r g 1 J r
(4.77)
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e  t ( s I Ç r  f f  . ‘^ r l 3 ‘^ r 2 3 ^ " A
V r , %  .
1 r  r  Q  ,  c  1-  2
By symmetry, S^.j{Tj, Tq) /’ ^ <2^ 21 ’ ^  ideal coupler, it can be readily
shown that equations (4.76) and (4.77) reduce to
s „ ( r ; .  rQ)^^ = s , , ( r „  T q)^^ = - | ( r ,  + r ^ )  (4.79)
s „ ( r ; , r g ) j 2  = - l ( r , - r g )  (4.80)
To achieve full amphtude and phase control, the Fg termination must be placed at the 
end of a transmission line that is X^/8 long. This will ensure that it is in phase quadra­
ture with F j . To include this effect in the above equations, - j T q must be substituted 
for Fq . Consequently, equations (4.79) and (4.80) now become
>S',.^ (F/, F q) ii = ^^.^(Fj, F q)22 = (4.81)
S rt(r„  T q)^^ = - l ( r ,  + yTg) (4.82)
A quick inspection of equations (4.81) and (4.82) will reveal that, under ideal condi­
tions, the reflected signal is the conjugate of the transmitted signal. This means that if 
the baseband contioller outputs an FMCW modulation, the üansmitted RF signal will 
give chiip-up, while the reflected RF signal will give chiip-down. In the next section, it 
will be shown that this reflected signal appears at the load port in the balanced topology 
and is theoretically available as a reference signal. Finally, equations (4.81) and (4.82) 
confirm that the absolute minimum theoretical insertion loss for the reflection-type I-Q  
vector modulator is 3 dB and the maximum circle insertion loss of 6 dB. This is con­
sistent with the expected performance for an ideal 2-channel vector modulator.
Equations (4.81) and (4.82) also reveal another aspect of the vector modulator. 
Since its capacity to generate undistorted constellations is entirely dependent on the 
range of values assumed by Tj  and F q , they must not have any parasitic phase varia­
tion with applied bias. Unlike the I-Q  (push-pull) vector modulator topology, there is 
no averaging effect to cancel it out. To resolve this dilemma the terminations must be 
compensated. Figur e 4.33 shows how this can be achieved for the 2 x 25 jam University 
of Glasgow PHBMT. The compensation ckcuit is a simple high-pass filter consisting of
© Douglas S. McPherson Commercial-in-confidence
170
Cold MIM Shunt
PHEMT Capacitors inductor
6kn
Figure 4.33 Reactively compensated cold-PHEMT termination.
two MIM capacitors and a shunt inductor. The purpose of these elements is to resonate 
the PHEMT’s parasitic OFF state capacitance with a small shunt inductance. At the 
same time, the network should not adversely affect the critical ON state resistance. 
After adjusting the element values to meet these competing aims, the final reflection 
coefficient is much improved. Although there is still a fixed phase offset, the reflection 
c o e ff ic ien ts  now lie on a s tra ig h t line  when p lo tted  as fu n c tio n  o f bias
= -2  V to 0 V) The results are shown in Figure 4.34. Since the reflection coeffi­
cients cross the origin, full bi-phase amplitude control is now possible for both the I 
and Q channels of the vector modulator.
Using the compensated terminations, the measured S-parameters for the rat-race 
coupler and equations (4.76-4.78) it is now possible to generate a pair of constellation 
plots for the reflection-type I-Q vector modulator. Figure 4.35(a) shows the transmis­
sion constellation, i.e. 5^,(r^, rg)^^- The calculations indicate that the vector modula­
tor has a maximum circle insertion loss of 0.15 or 16.5 dB, exactly the same value as 
the I-Q  (push-pull) vector modulator. From the figure, some distortion is also noticea­
ble because the response is shifted upwards towards the first and second quadrant. This 
arises because the quadrature path loss component is greater than that for the in-phase 
component. Figure 4.35(b) shows the reflected signal constellation, i.e. 5^/Fy, F ^ ) j j . 
For ideal couplers, the points of this constellation should be the conjugates of the 
points in the transmission constellation. However, both the amplitude and phase imper­
fections in the couplers tend to distort this relationship. If this reflected signal is viewed 
in the same way as the transmitted signal, its maximum circle insertion loss would be 
0.125 or I8dB.
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Figure 4.34 Reflection coefficient of the termination before and after com­
pensation is applied.
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Figure 4.35 Calculated response for the reflection-type I-Q vector modula­
tor: (a) transmission, and (b) reflection.
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4.4.4 Complete balanced (I-Q) vector modulator
The whole point of aixanging the reflection-type I-Q  vector modulator into a balanced 
configuration is to guide the reflected signal, shown Figure 4.35(b), away from the 
input. This is achieved using a quadrature coupler at the input and a quadiature coupler 
at the output. If the input and output ports are taken to be diametiically opposite each 
other, then the tiansmitted signals in the upper and lower branches will add up in-phase 
at the output. By comparison, the reflected signals from the two branches will cancel at 
the input. To calculate the response of the balanced (I-Q) vector modulator with imper­
fect quadrature couplers, techniques similar to those used in Sections 4.3.5 and 4.3.6 
must be applied.
Essentially, the balanced (I-Q) vector modulator is a cascade of three 4-poit S -  
parameter blocks, as shown in Figme 4.36. The first and last blocks represent the non-
Input coupler
Reflection-type
VMpair
Input coupler 
+ RT VM pair
0 0 @ 0 0
0 0
s , ( r „ r , )
0
Input coupler 
+ RT VM pair
(a)
Output coupler
Complete 
vector modulator
0 0  0
s :
0 @ (D (D
@
s„(r„r,)
(3)
(b)
Complete 
vector modulator
Complete 
vector modulator
50q ;
0
s,.(r„r,) (D s:,(r„r,) @
® ^5on
(c)
Figure 4.36 Networks used to calculate the response of the balanced (I-Q) vec­
tor modulator: (a) input coupler cascaded with reflection-type vector 
modulator pair, (b) input coupler and reflection-type vector modula­
tor pair cascaded with output coupler, and (c) complete vector mod­
ulator.
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ideal quadrature couplers; branch-lines for this example. Once again, ports 2 and 4 of 
the coupler must be interchanged to satisfy the notation conventions for cascaded net­
works. This is signified by the prime notation.
=
S 'mi]  [s 'm 2]
'*12]  [s'ftii]
^bll ^bH ^bl3 ^bl2
^bli ^bl2 ^bl3
^bl3 ^bl2 ^bll ^bU
^bl2 ^bl3 ^bU ^bll
(4.83)
This expression also removes the symmetric redundancy in the 5-parameters and 
forms the two unique paitial matrices and S '^ 1 2  that aie required for the cascade 
calculations.
The second block in the cascade represents a pair of reflection-type I-Q  vector 
modulators. Unlike the push-pull modulator pair, both vector modulators are biased 
exactly the same way at any given time. The matrix for the reflection-type I-Q  vector 
modulator pan (S _ ) is given by
I’ (4.84)
Where the elements of the matiix aie drawn from equations (4.76-4.78). The matrix 
can now be paititioned in the usual way to obtain three unique sub-matiices.
0 5,.j(rj,
I’ 12 ^
0 5,.^(rjr, r^ ) j2
(4.85)
(4.86)
^ 77722(^ 7’ - (4.87)^rr(F7,rQ)22 0
^ ^ 2 ) 2 2
Using the expressions for cascading «-port networks [140], the 4-port input coupler is 
now cascaded with the 4-port representing the pair of vector modulators. This opera­
tion is shown in Figure 4.36(a). The result is four paitial matrices that make up the new
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4 -port matrix /, F g ) . As before, the name refers to its constituent parts, the
branch-line coupler and reflection-type I-Q  vector modulator pair (brp).
,-i
(4.88)
(4.89)
(4.90)
^o)^ 'b l2  
^brpU^^I’ ^ o )  -  ^brp2l(^I’ ^Q^
^brp22^^P ^g ) ~ ^;p2 2 (^/» I'g ) + 12(^7' ^g )[^  ~ ^ 6 1 1^ 7^ 11(^ 7, Fg)]
^  ^ 6 1 1^ 77712(1 7^' ^ g )
If the new 4-port S^,.^(Fp Fg) is cascaded with the output 4-port coupler S'^ the 
result is the 5-matrix for the entire balanced (I-Q) vector modulator, S^„j(F;, F g ) . 
This step is illustrated by Figure 4.36(b) and yields the following set of equations:
^V77j1i(^/’ ^g ) “  ^677711 (I"7’ I"g) ^ 677712(^ 7' ^g )
X [I -  S '^ i ^S^,.^22(^7’ ^g )] ^ 611^67-^12(^7' ^^g)
V^7?z12(^7'^g) “  V^7772i (^ 7'I"g)
= ^67-;7l2(^ 7» ^g )[^  “  S^611^67-/722(^7' ^g)3 ^^612
, - l
(4.91)
(4.92)
(4.93)V^77722(]^ 7' ^g ) ”  ^^611 ^"612[I -  S^,.p22(^7' ^g)^'61l3
^ 6^7-/722(1^ 7' I"g)^^612 
Since ports 2 and 3 of the balanced vector modulator are terminated in 50 O loads, 
^v77z(F/, F  g) can be represented by the equivalent 2-port shown in Figure 4.36(c). 
Thus, the final 5-matiix for the vector modulator is
^ V777(I^ 7' I"g) - "^ V777ll( 7^' I^g^ll *^ V77?12(^ 7' ^ g ) l2  
‘^ V7?7l2(r/’ ^ g ) l2  ‘^ V7?i22( 7^' ^g)22
(4.94)
Equation (4.94) now gives a full description of the balanced (I-Q) vector modulator’s 
behaviour and accounts for all of the imperfections present in the branch-line and rat- 
race couplers. For ideal couplers impedance matched to 50 O and with perfect isola­
tion, the matrix above can be simplified as follows:
s 'v ,„ (r/. Tg) =
0 j ( r e - 7 T ,)
i ( r g - j T , )  0
(4.95)
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This expression also assumes that the A, . / 8  line has been inserted, i.e. Fg is replaced 
by - j F g . As expected, the balanced (I-Q) vector modulator has a very similar trans­
mission response to the single-ended reflection-type I-Q  vector modulator and also 
shai'es its minimum theoretical insertion loss of 6  dB. The only difference between 
equation (4.82) and equation (4.95) is a factor of - 7 . This arises because an additional 
90° of phase delay is introduced by the branch-line couplers in the balanced configura­
tion. If, instead of placing a 50 H load at port 2 of the vector modulator, the reflected 
signal is extracted, it takes the following form
5'v„,(r„ = J ( r , - y T g )  (4.96)
This expression is also very similar to its counterpart, equation (4.81). Like equations
(4.95) and (4.82), it only differs by a factor or - 7 . In principle, it is possible to design 
an FMCW radar using both the transmitted and reflected signals. Since the phase 
changes are equal in magnitude, but opposite in sense, the reflected signal could be 
used as a reference to beat against the returned transmitted signal. This would yield an 
IF signal having a constant linear frequency sweep that is twice that of the transmitted 
signal. The range and velocity information is stored within the phase of this IF signal. 
By using a discriminator and a phase detector, the linear' frequency modulation could 
be removed and the phase detected in order to estimate the target parameters. Although 
this sounds plausible, it requires a fairly complicated baseband circuit and equations
(4.95) and (4.96) must hold true with realistic couplers. The only advantage to such a 
scheme is that it makes the best use of the available modulated RF power.
4.4.5 Simulated static constellation
Based on the expressions from Sections 4.4.3 and 4.4.4, it is now possible to calculate 
the static constellation of the balanced (I-Q) vector modulator. The calculation uses the 
simulated 5-parameter data for the branch-fine and rat-race couplers. The I and Q con­
trol voltages are swept independently in the same way as before, -2 V to 0 V in 33 
steps. The terminations aie reactively compensated cold-PHEMTs, with the reflection 
coefficients defined in Section 4.4.3.
The final calculated performance of the vector modulator is shown in Figure 
4.37. For the tiansmission response, the maximum circle insertion loss is indicated by 
the arrow pointing to a radius of 0.16 in Figuie 4.37(a). This gives an insertion loss of 
16 dB for the balanced (I-Q) vector modulator. In the previous section, it was sug-
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Figure 4.37 Calculated response for the balanced (I-Q) vector modulator:
(a) transmission, and (b) reflection.
gested that a power efficient FMCW radar could be developed using the reflected signal 
at the input isolation port. Although the idea appears attractive in principle. Figure 
4.37(b) indicates that it would not work in practice. It is quite clear that the asymmetry 
in the paths of the transmitted and reflected signals upsets their conjugal relationship. 
Consequently, if they are mixed together, the IF signal would be a highly distorted lin­
ear FM signal. It would have considerable phase error and a time-varying envelope.
Based on the results shown thus far, the two vector modulators offer roughly the 
same level of performance. However, unlike the I-Q (push-pull) topology, the perform­
ance of the balanced (1-Q) topology is mostly affected by the imperfections in the ter­
minations, and much less so by the imperfections in the couplers. Indeed, as shown in 
Figure 4.38, the calculated results improve to 0.31 or 10 dB if ideal terminations are 
used. By comparison, the insertion loss is only 0.25 or 12 dB for the case of ideal cou­
plers. There are several reasons for the difference in the individual contributions. 
Firstly, a balanced topology provides no inherent compensation for AM/PM conversion 
in the terminations. Although the compensation networks do help, they cannot elimi­
nate all of the amplitude dependent phase shift and still allow for some stretching of the 
constellation. Secondly, there are far fewer couplers in the balanced design than in the 
I-Q (push-pull) topology. This means that the fixed insertion loss penalty introduced 
by the passive elements is much smaller than before. Finally, since the simulated 
branch-line and rat-race couplers have near ideal performance already, the imbalance 
and leakage effects are less of an issue.
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Figure 4.38 Calculated static constellation for the balanced (I-Q) vector 
modulator assuming ideal terminations, ideal couplers, and 
all practical components.
4.5 Push-pull (I-Q) vector modulator
The push-pull (I-Q) vector modulator is based on the same topology as the balanced 
(I-Q) vector modulator in all respects but one: the output is taken at port 3 of Figure 
4.36, rather than at port 4. Ports 2 and 4 are then terminated in 50 Q loads. To effect the 
push-pull operation, complementary control signals are applied to the upper and lower 
reflection-type I-Q vector modulators. The arrangement is shown in Figure 4.39.
The push-pull (I-Q) vector modulator applies the same principles as the push- 
pull (bi-phase) amplitude modulator. That is, it attempts to eliminate the asymmetry in 
the signal constellation by taking the sum of the transmission response of the two 
branches when their responses are complementary. Graphically, this is like taking the 
constellation of one vector modulator, rotating it by 180° and adding it to another one. 
Since the push-pull (I-Q) vector modulator uses almost exactly the same topology as 
the balanced (I-Q) vector modulator, it can be analysed with the same equations as pre­
sented in Section 4.4.4. The analysis begins by editing equation (4.84). Since the pair 
of reflection-type I-Q  vector modulators now present complementary responses, equa­
tion (4.84) becomes
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single-ended reflection-type I - Q  vector modulator
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Figure 4.39 Schematic of a push-pull (I-Q) vector modulator.
(4.97)0  Sj.f{ r^, TQ )^  ^ 0  Sj.j{ Tj, TQ )^^
0 0 5^ .^ ( r^, Fg )^2_^
From which three partial matrices can be exti'acted, very much like equations (4.85-
4.87). The prime notation for the termination reflection coefficients carries the same 
meaning as discussed in Section 4.3.5. After making this change, the analysis of the 
push-pull (I-Q) vector modulator proceeds in a similar' fashion to that of the balanced 
(I-Q) vector modulator. However, to accommodate the asymmetry introduced by equa­
tion (4.97), the relation in equation (4.89) no longer holds tme, i.e.
^brp 12^^/’ ^  ^brp2l (4,98)
Instead, it should be replaced by
12(^ 7' (4.99)
The other three equations (4.88-4.90) remain unchanged. Carrying this change forward 
to the next set of equations, (4.91) must now be replaced by the following:
“  ^brpl l^^P^Q^'^^brpU^^P^Q^. (4.100)
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This is a very slight modification as it only entails replacement of the second instance 
of Fg) with F ^ ) . The other equations in the set, (4.92) and
(4.93), remain the same. Since ports 2 and 4 of the push-pull vector modulator are ter­
minated in 50 n  loads, Sy^ ,^(F^  F q) can be represented by an equivalent 2-port as fol­
lows.
(4.101)^ ô ) l l  ^ ô ) l l
Tg)^! "^vm22(^7' ^0^11
Equation (4.101) gives a complete description of the push-pull (I-Q) vector modula­
tor’s behaviour and accounts for all of the imperfections present in the branch-line and 
rat-race couplers. For ideal couplers matched to 50 Q. and having perfect isolation, the 
matrix above can be simplified to give a transmitted component
5'v,„(r;,rg)^2 = \i{T,-r^) + KTQ-T^ )] (4.102)
And a reflected component
re)j, = i [ ( r , -  rp  -  kTq - r^)] (4.i03)
The result of equation (4.102) is almost exactly the same as that given by equation
(4.70) for the I-Q  (push-pull) vector-modulator. The only slight difference is a negative 
sign in (4.70), but this is attributable to its use of Lange couplers instead of branch-line 
couplers. If ideal complementary terminations are now substituted, equation (4.102) 
can be further reduced to
“  *^ vm21 “  2 ^^7 (4.104)
Thus, under ideal conditions, the maximum circle insertion loss for the push-pull (I-Q) 
vector modulator is also 6  dB.
One definite disadvantage of the push-pull (I-Q) vector-modulator is its lack of 
input and output impedance matching. As indicated by equation (4.103), there is a 
reflected component that is the conjugate of the transmitted component. Unlike the bal­
anced (I-Q) vector modulator, this component is not cancelled out at the input. As a 
result, the vector modulator requires an isolator at the input to prevent any backwards 
reflections reaching the RF source.
By applying the modified equations developed in this section, it is now possible 
to calculate the static constellation of the push-pull (I-Q) vector modulator. Using the
© Douglas S. McPherson Commercial-in-confidence
180
same data as the balanced (I-Q) vector modulator, the final calculated transmission 
response is shown in Figure 4.40. The calculations suggest a much improved insertion
50 mUnits/div 9 0
Maximum
circle
2 7 0
Figure 4.40 Calculated static constellation for the push-pull (I-Q) 
vector modulator (with compensated terminations).
loss performance, 0.18 or 14.9 dB, as compared to previous modulators. If ideal termi­
nations and couplers are substituted and the calculations repeated, the results are 
equally promising. From Figure 4.41, the insertion loss becomes 0.32 or 9.8 dB for the 
case of ideal terminations and 0.28 or 11 dB for the case of ideal couplers. More signif­
icantly, the exposed distortion effects, such as imbalance, inadequate isolation and par­
asitic phase variation are greatly diminished. Ideal components appear to affect only 
the magnitude of the transmission response, which is precisely the result that is sought. 
This suggests that the compensatory effect of the push-pull mode has done much to 
improve the overall symmetry of the constellation. Consequently, the push-pull (I-Q) 
topology shares the key benefit of the I-Q (push-pull) vector modulator. However, with 
fewer couplers it is less susceptible to amplitude and phase imbalance.
Although these results appear very promising, they should not be acclaimed 
without qualification. As pointed out above, the push-pull mode introduces an unusable 
reflected component that must be eliminated. The calculated results have also benefited 
heavily from the use of two independent compensatory mechanisms: the push-pull
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Figure 4.41 Calculated static constellation for the push-pull (I-Q) vector 
modulator assuming ideal terminations, ideal couplers, and all 
practical components.
mode and the modified terminations. If it were topologically possible to accommodate 
compensated terminations in the I-Q  (push-pull) design of Section 4.3.7, results as 
good or better than those in Figure 4.40 could be expected.
4.6 MMIC vector modulator measurements and designs
This section presents static S-parameter measurements and modulated spectra for one 
of the three vector modulator topologies, namely the I-Q (push-pull) vector modulator. 
Two measured examples of the topology are presented, of which one is designed for
76.5 GHz automotive radar and the other is designed for future 110 GHz applications. 
They are both fabricated in microstrip. In addition to these two measured circuits, three 
other design examples are discussed in this section: a CPW I-Q  (push-pull) vector 
modulator, a CPW balanced (I-Q) vector modulator and a microstrip push-pull (I-Q) 
vector modulator. All three are designed for 76.5 GHz software radar applications and 
have been submitted for fabrication.
4.6.1 M easurement set-up and techniques
The static 5-parameter measurements for the vector modulators are performed using 
the apparatus described in Section 3.5. This consists of the Agilent Technologies
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8510XF vector network analyser, the probe station and the two E3631A power sup­
plies, all of which are under GPIB control. The network analyser is calibrated in all 
instances using the LRRM method. Consistent with the conunents made in Section 
3.5.2, the ISS calibration substiate is used to calibrate the VNA for measurements of 
microstrip circuits and the University of Glasgow standaids aie used for CPW chcuits. 
DC contact to the circuits is established using four bias probe needles supported by two 
micro-manipulators. RF connections to the vector modulators aie made using the 100 
pm pitch ACPI lOL air-coplanai* probes.
In previous studies of I-Q  vector modulators, static 5-parameter measurements 
were typically presented in teims of ideal calibrated constellations [137]. Although this 
is suitable for demonstrating that such constellations are achievable, they do little to 
expose the underlying behaviour of the circuit itself. A more meaningful measurement 
approach is to sweep the in-phase and quadratiue control voltages over the entire trans­
mission plane. This is the same approach that was employed for the calculated constel­
lations. Based on these raw, uncalibrated results, a computer program can then be used 
to extract only the points that are required for the different modulation formats. This 
saves a lot of time when preparing baseband waveforms for measurements of modula­
tion spectra.
Since the vector modulator’s distribution of transmission states can be rather 
sparse in some areas, it is necessary to sweep the I and Q conti'ol voltages with a fine 
increment. In practise tliis leads to very large measurement aiTays. For example, a rea­
sonable sweep of the two channels is -2  V to 0 V, in steps of 0.016 V. If the two chan­
nels are swept independently, this gives an aiTay of 16384 points, which is far too large 
to measure manually. Using HP a graphical progr amming language from Agi­
lent Technologies, this measurement procedure can be easily automated. The program 
is shown in Figure 4.42. It consists of a double FOR-NEXT loop that steps through the 
full range of bias levels on power supply # 2  for every voltage step taken by power sup­
ply #1. The primary and complementary voltage levels are calculated for each step 
using equations (4.72) and (4.73) in the voltage generate blocks. Once the desired volt­
age levels have been passed to the power supplies, the program requests the value of 
the 5 2 1  tnarker. This gives the value of the vector modulator’s complex transmission 
coefficient for the assigned I and Q control voltage levels. This data, along with the 
four voltage levels, are then appended to a text file. Once the apparatus is set up, the
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Figure 4.42 HP-VEE^^ program for automated vector modulator characterisation.
program can run overnight. It takes approximately 18 hours to run a complete sweep of
16,384 points. To verify the stability of the calibration over such a long period of time, 
measurements of the standards were carried out before and after the overnight sweep. 
The differences between the two sets of measurements are negligible.
After the measurements have been collected, it is relatively simple to extract spe­
cific static constellations for generating baseband modulation signals. This involves 
specifying a set of desired transmission states and then searching through the data to 
find which measured values are closest to them. The closest point is defined to be the 
one for which the magnitude of the distance separating it from the ideal point is mini­
mised. This gives the following error function:
error = + ( V M ^ ^ - V M i ^ f (4.105)
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Where ^ represents the real component of the measured complex transmission 
coefficient and VM^ ^ represents the desired real transmission coefficient of the vector 
modulator. Naturally, the other two variables refer to the imaginary components. Once 
the measured point that minimises this error becomes known, its associated voltage 
levels also become known.
Figure 4.43 shows an example of the extraction routine for a 64-QAM constella­
tion. The desired complex transmission coefficients are first determined by scaling a 
perfect 64-QAM static constellation, such that it is completely enclosed by the meas­
ured data. The scaled constellation is then stored in the two-column aiTay VM-^. For its
For i = 0 to 63
diff = [VM^(0,0)-VM^^^(i) ] V[VM^(0,l)-VMi^y(i)
marker = 0For j = 0 to 16383
if diff then
diff = [VM^(j,0)-VMi^^(i)]%[VM„{j,l)-VMi^^(i)]^ 
marker = j endif Next jFor /c = 0 to 5
Extract {1, k) = (marker,k)
Next kNext i
Figure 4.43 Program for extracting desired constellations from raw data.
part, the measured data is loaded into a six-column anay , comprising two col­
umns of real and imaginary measured transmission coefficients and four columns for 
their associated control voltages. For each of the 64 desired constellation points, the 
program will check every measured value, one at a time, to see if it has a lower eixor 
function d iffth m  the cuixent minimum. If it does, the new value is substituted for the 
old and its index in the measurement array is stored as marker. After scanning through 
the entire measurement anay, the cunent minimum becomes the absolute minimum. 
All six elements of the measuied aixay at row index marker aie then copied to the out­
put six-columned extract aixay. For the case of a 64—QAM constellation, this array will 
contain 64 rows. To generate a baseband modulation signal, the program simply selects 
a sequence of row indices from 1 to 64 randomly. For an FMCW signal, which does not 
have a static constellation, the program must minimise the enor for each point in the 
sampled baseband signal. Upon completion, the extract array will contain the entire set 
of samples for the baseband modulation signals.
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A pair of 2-channel Tabor Electronics Ltd. Model 7223 PC-based waveform 
generators are used to apply the baseband signals as shown in the full measurement set­
up of Figure 4.44. Each unit can generate two independent 12-bit arbitraiy signals that 
are specified by a data file with a maximum sample rate of 50 MSamples/s. Obviously,
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Figure 4.44 Spectrum measurement set-up.
this is far too slow for any of the radar applications described in Chapter 2. However, 
these generators are among the fastest available for general laboratoiy use. By synchro­
nising two generators together, it is possible to obtain the required complementary sig­
nal pairs for the I and Q channels. This applies only to the push-pull vector modulators, 
because the balanced (I-Q) vector modulator only requires one 2-channel generator. 
The 76.5 GHz carrier is generated using the CW mode on the 8510XF vector network 
analyser and injected into the vector modulator using A CPllOL 1.0 mm coaxial 
probes. The resulting modulated signal is then extracted from the chip using a similar 
probe, injected into a W-band harmonic mixer, via a 1.0 mm to WR-10 adapter, and 
displayed on the spectrum analyser.
4.6.2 76.5 GHz microstrip I-Q  (push-pull) vector modulator
This section presents the measmed results for a 76.5 GHz I-Q  (push-pull) vector mod­
ulator that was fabricated by Marconi Caswell Ltd. on their H40 process. It has micros- 
nip lines on 100 |im thick GaAs, and employs eight 0.25 pm PHEMT devices with 2 x 
60 pm gate-width geometry. A more detailed description of the process is given in Sec­
tion 5.2. The Lange couplers are fabricated using multi-level interconnect metal. This 
allows the alternate fingers to be connected using underpasses, rather than airbridges. A 
microphotograph of the fabricated MMIC is shown in Figure 4.45, having dimensions 
of 2 X 1.6  mm^. With the exception of the short interconnecting lines at the input and 
output of the push-pull bi-phase amplitude modulators, the MMIC is completely repre­
sented by the expressions given in Section 4.3. These omitted elements only have a
© Douglas S. McPherson Commercial-in-confidence
186
very slight effect on the transmission amplitude and phase. Moreover, since they affect 
both the in-phase and quadrature channels equally, they do not introduce any additional 
distortion.
□
o  o : I »
Figure 4.45 Microphotograph of the 76.5 GHz microstrip I-Q 
(push-pull) vector modulator.
The vector modulator was measured at 76.5 GHz using the apparatus and control 
programs outlined in the previous section. As recommended, the in-phase and quadra­
ture control inputs are swept from -2  V to 0 V, in steps of 0.016 V, giving an array of
16,384 points. For clarity, only a quarter of these points are actually plotted in Figure 
4.46(a). From this figure, the various amplitude and phase imbalances become appar­
ent. In particular, the entire data set appears shifted towards the first quadrant and the 
third quadrant is rather sparse. The maximum circle insertion loss is 0.15 or 16.5 dB 
according to the definition given in Section 4.2.2. This is exactly the value predicted by 
the calculated constellation shown in Figure 4.21. After sampling such a large range of 
data, the computer program of Figure 4.43 is used to extract specific static constella­
tions. Figure 4.46(b) shows the resulting fit for 64-QAM as an example. A similar pro­
cedure is used to extract the control data for FMCW and FSK modulation signals.
The magnitude of the transmission response is plotted in Figure 4.47(a) as a 
function of frequency (66.5 to 86.5 GHz). In order to avoid cluttering the figure with 
curves, only four representative responses are given corresponding to four different 
transmission levels. For points near the comers of the constellation, the insertion loss is 
12 dB at 76.5 GHz and the variation with frequency is approximately ±0.1 dB over a 1 
GHz bandwidth. This increases to approximately ±1 dB at the highest insertion loss
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Figure 4.46 Measured static constellation: (a) uncalibrated, and (b) extracted 
64-QAM.
state near the centre of the constellation. The input and output return losses are shown 
in Figure 4.47(b), for four states, each one representing the response in a different 
quadrant. The worst-case input return loss is 15 dB and the worst-case output return 
loss is 8  dB.
For the FMCW demonstration, a 32,678 sample sequence was extracted from the 
measured static constellation. The procedure is to specify the required value of the 
complex transmission coefficient for every sample and then to use the extraction pro­
gram to search through the static data until each point is matched with an equivalent 
measured value. The desired transmission response as a function of time is given by
c°s(^) + ^ in (x (4.106)
Where A is an amplitude correction term to accommodate for the fixed insertion 
loss of the vector modulator. Once the optimal measured value for each sample is 
known, a list of sequenced control voltages can be generated. For FMCW, the maxi­
mum bandwidth that can be digitally generated is limited by the Nyquist sample rate, 
which is half the generator’s maximum sample rate (in this case 25 MHz). However, as 
mentioned in Section 2.3.1, the resulting waveform is highly distorted. In order to 
reduce the distortion, it is necessary to oversample in order to clearly represent the 
highest frequencies in the linear ramp. The relationship between the frequency ramp
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Figure 4.47 I-Q  (push-pull) vector modulator responses versus frequency:
(a) insertion loss, and (b) return loss.
rate (j4), the generator’s sample rate, the oversample rate (M) and the number of sam­
ples (AO was given by equation (2.59) and is repeated here.
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Shown in Figure 4.48 is the FMCW spectrum and the corresponding I and Q 
baseband waveforms for the case that f  sample ~ M Samples/s, M = 16 and 
N  = 2^^. This yields a waveform with (10 Msamples/s)/16 = 625 kHz bandwidth. 
From Figure 4.48(a), spectral features are apparent. Firstly, the presence of the carrier 
suggests that the isolation of the Lange couplers, discussed in Section 4.3.4, is insuffi­
cient and leads to a significant leakage path. Secondly, the presence of a paitial lower 
sideband suggests that the I and Q channels are not sufficiently synchionised with each 
other to provide the required cancellation. This problem is not inherent to the concept 
of the vector modulator; rather it is a fault of the existing measurement set-up. By 
improving the synchi'onisation and reducing the oversampling rate slightly, a wider 
bandwidth is possible.
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Figure 4.48 FMCW modulation: (a) spectrum, and (b) I and Q baseband signals.
Figure 4.49(a) shows the 64-QAM  spectral response of the vector modulator 
with the coiTesponding I and Q baseband signals shown in Figure 4.49(b). The symbol 
rate was 1 MSample/s, giving an equivalent data rate of 6  Mbps for 64-QAM operating 
at a frequency of 76.5 GHz. The main purpose of this expeiiment is to demonstrate that 
the same vector modulator generating an FMCW signal can be adapted to generate an 
arbitrary amplitude and phase-varying code. 64-QAM has been chosen because it 
exhibits an easily identifiable spectral response in the absence of any pulse-shaping.
The final measured spectrum demonstrates the vector modulator’s ability to per­
form SSFT [122,144], which is the basis for software radar ’s FSK mode. This has also 
been shown to be an excellent approach for channel selection in millimetre-wave soft­
ware radio [145]. SSFT is effectively a single-sideband modulation that results in a
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Figure 4,49 64-QAM modulation: (a) specù'um, and (b) I and Q baseband signals.
tone appearing above or below the suppressed carrier. In teims of the I-Q  vector modu­
lator, the required baseband signals are given by equations (2.67) and (2.68). If K  is 
replaced by 271/ ;^,^^ ,^ they can be re-expressed as follows:
~ cos(27t/^^,^^Q (4.108)
~ (4.109)
When applied to the vector modulator’s I and Q channels, the result is to shift the car­
rier by an amount equivalent to fsh ift’ As discussed the Section 2.3.2, the maximum
amount of frequency shift is limited by the amount of oversampling and the waveform
generator’s sample rate. In this example, a full sweep of 2ti was performed in 16 sam­
ples, permitting an effective frequency shift one 16th of the sample rate. Using the 
wavefoim generator’s maximum sample rate of 50 MSamples/s, this results in a shift of 
3.125 MHz. The SSFT spectrum and related predistorted baseband signals aie shown 
in Figure 4.50 (a) and (b), respectively. From Figure 4.50(a), the lower sideband rejec-
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Figure 4.50 SSFT modulation: (a) spectrum, and (b) I and Q baseband signals.
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tion is 24 dB. Also, it can be seen that the original LO signal is still present after the 
SSFT is applied, because of inadequate coupler isolation. In all three previous cases, 
the LO leakage could be eliminated using branch-line couplers. However, this solution 
is only desirable if there is sufficient chip area available.
4.6.3 76.5 GHz CPW I-Q  (push-pull) vector modulator
The CPW version of the I-Q  (push-pull) vector modulator embodies all of the same 
principles as that of the microstrip version. Since half of the W-band commercial foun­
dry services are based on CPW, it is important to demonstrate that the design is appli­
cable in either medium. The CPW vector modulator was submitted for fabrication at 
the University of Glasgow and uses eight 2 x 25 pm cold-PHEMTs as the variable 
resistances. The Lange couplers use the same configuration as the ones described in 
Section 4.3.2. In order to rectify the undercoupling problem and to ensure quadrature 
outputs, the couplers in the present vector modulator use the new recommended param­
eters: 5 = 4 pm, w = 10 pm, / = 180 pm and g = 30 pm. These couplers are both 
shorter in length and have more closely spaced fingers. They also use electroplated air­
bridge technology to connect alternate fingers, rather than underpasses. A MMIC lay­
out of the circuit is shown in Figure 4.51, and it has dimensions of 2.6 x 1.9 mm^. The 
insertion loss is expected to be very close to the 16.5 dB calculated in Section 4.3.7.
Dncp VEcnoD i i  
UNIS GLASGOW
Figure 4.51 MMIC layout of the 76.5 GHz CPW I-Q (push-pull) vector 
modulator.
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4.6.4 76.5 GHz CPW balanced (I-Q) vector modulator
As a demonstration of the principles outlined in Section 4.4, a CPW-based balanced (I- 
Q) vector modulator design was submitted for fabrication by the University of Glas­
gow. The vector modulator employs two rat-race couplers, two branch line couplers 
and four reactively compensated 2 x 25 pm cold-PHEMT terminations. These are 
exactly the same as the components described in Sections 4.4.1, 4.4.2 and 4.4.3, 
respectively. An MMIC layout of the resulting vector modulator is shown in Figure 
4.52 and it has dimensions of 2.7 x 2.2 mm^. The layout of the circuit conforms to sim­
ulation results of Section 4.4.5, with the exception of the interconnect lines. Although 
these are 50 Q. lines, the topology necessitates that they be longer than is desirable. As 
a result, they do introduce a non-negligible increase in the insertion loss. It is also diffi­
cult to obtain a perfect impedance match, because the transmission lines require air­
bridges at relatively frequent intervals. The small shunt capacitance introduced by 
these structures effectively loads the line. The periodicity of this loading, in turn, tends 
to make the impedance vary periodically with frequency as well. When the intercon­
nect lines are added to the simulation in Section 4.4.5, the minimum insertion loss 
becomes 18.5 dB as opposed to 15.4 dB.
II
Figure 4.52 MMIC layout of the 76.5 GHz CPW balanced (I-Q) vector 
modulator.
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4.6.5 76.5 GHz microstrip push-pull (I-Q) vector modulator
One of the stated advantages of the push-pull (I-Q) vector modulator is its relatively 
small size. To exploit this feature to the utmost, a design was submitted for fabrication 
by the Nany an g Technological University (NTU) in Singapore. It uses two meandered 
microstrip rat-race couplers and two microstrip Lange couplers in order to conserve as 
much chip real estate as possible. The result, shown in Figure 4.53, is quite impressive, 
as it is only 1.25 x 1.0 mm .^ This is almost half the size of the I-Q (push-pull) vector 
described in Section 4.6.2. The NTU foundry process is very similar to the H40 proc­
ess, because they both use 100 pm GaAs and 0.25 pm PHEMT devices. For this partic­
ular design, 4 PHEMTs were used having 2 gate fingers, each of which is 40 pm wide. 
The Lange couplers in this design also use underpasses to connect between alternate 
fingers. Both the Lange couplers and the rat-race couplers were designed using An soft 
HFSS^  ^version 5.0. This is a 3D electromagnetic simulator that uses EDM. Simulated 
results indicate that this push-pull (I-Q) vector modulator should have a maximum cir­
cle insertion loss of 15.5 dB. This is slightly worse than the 14.9 dB stated in Section 
4.5, but this is largely because the cold-PHEMTs are uncompensated.
Figure 4.53 MMIC layout of the 76.5 GHz microstrip push-pull (I-Q) vec­
tor modulator.
4.6.6 110 GHz microstrip I-Q  (push-pull) vector modulator
As applications for millimetre-wave radar and communications systems exist above
76.5 GHz, there is no reason why they cannot exploit the same software transceiver 
techniques being proposed for the ACC application. The purpose of the 110 GHz vec-
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tor modulator design is to demonstrate that a direct-conversion transmitter could be 
realised at D-band [126]. The vector modulator, shown in Figure 4.54 was fabricated 
by EONCOM Ltd. in South Korea and has dimensions of 1.7 x 1.4 mm .^ It applies all 
of the same principles as the other two I-Q (push-pull) vector modulators.
Figure 4.54 Microphotograph of the 110 GHz microstrip I-Q (push-pull) 
vector modulator.
The static constellation and frequency response of the vector modulator were 
measured using the techniques described in Section 4.6.1. The complete transmission 
response for the vector modulator is shown in Figure 4.55(a), where the I and Q control 
voltages have been swept over the standard range of -2  V to 0 V in steps of 0.016 V. 
From the figure, it would appear that the response is shifted entirely into the fourth 
quadrant. This is principally because of inadequate Lange coupler isolation at 110 GHz 
and also insufficient resistance variation in the terminations. It is conceded that 110 
GHz is pushing the limits of both of these circuit elements. With devices optimised for 
110 GHz switching operation and quadrature couplers having improved isolation, this 
shift could be substantially eliminated. From the swept values, a 64-QAM constellation 
was extracted and appears as shown in Figure 4.55(b).
Since the static constellation is heavily shifted towards one quadrant, the defini­
tion of minimum insertion loss in Section 4.2.2 is invalid if applied literally. To rectify 
the problem, the static constellation must be shifted back to the centre. This is equiva­
lent to ignoring the non-zero isolation in the couplers. Under these conditions, the max­
imum circle insertion loss is 0.1 or 20 dB. From measurements of amplitude versus 
frequency, the variation in insertion loss is approximately ±0.4 dB over a 2 GHz band-
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Figure 4.55 Measured static constellation: (a) uncalibrated, and (b) 
extracted 64-QAM.
width. The worst-case input return loss is 8  dB and the worst-case output return loss is 
11 dB over all states. In spite of the significant leakage path, it is still possible to dem­
onstrate direct modulation of the 110 GHz carrier signal. Figure 4.56(a) shows the 64- 
QAM spectral response of the vector modulator. The associated baseband signals use a 
symbol rate of 10 MSample/s (or 60 Mbps data rate) and are shown in Figure 4.56(b). 
The presence of the carrier is due to signal leakage between the input and isolation 
ports of the imperfect W-band Lange couplers.
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Figure 4.56 64-QAM modulation: (a) spectrum, and (b) I and Q baseband signals.
4.7 Summary
This chapter has presented three different types of I-Q vector modulator. Based on the 
theoretical study of each topology, they have all been shown to have exactly the same 
theoretical maximum circle insertion loss of 6  dB. In terms of size, the balanced (I-Q)
© Douglas S. McPherson Commercial-in-confidence
196
vector modulator and the push-pull (I-Q) vector modulator are the smallest, because 
they are implemented with only four couplers, instead of the ten required for the I-Q  
(push-pull) vector modulator. The latter type, however, offers the widest bandwidth, 
because it does not depend on A, / 8  transmission lines to define its I and Q channels. 
Moreover, it does not require reactively compensated terminations, which are very dif­
ficult to design and implement.
At this point, it is conceded that the measured insertion loss for of all of the vec­
tor modulators reviewed exceeds the level prescribed by the systems-level analysis of 
Section 2.4.1. Instead of the desired 10 dB, the measmed and simulated results yield a 
level no better than 14.9 dB. From the analysis presented in this chapter, it is apparent 
that a major contributor to this discrepancy is the cold-PHEMT’s lack of impedance 
variation. For both the Marconi Caswell and University of Glasgow devices, the resist­
ance goes no lower than 40 Q in the ON state. What this means in terms of the device 
structure is unclear because the ON state resistance is strongly related to its channel 
conductance. For MESFET devices, the channel conductance is loiown to decrease 
with large gate periphery, high channel doping, short gate length and high pinchoff 
voltage [146]. The variations in the channel conductance for PHEMT devices cannot 
be explained quite as easily. In addition to the aforementioned factors, it also depends 
on the degree of confinement of the carriers to the 2-dimensional electron gas (2-DEG), 
and their interaction between the buffer and source layers. Since the channel conduct­
ance depends on the interactions of so many factors, only a thorough investigation of 
the device structure could be expected to yield firm conclusions on how it might be 
improved. OFF state capacitance is also a concern in need of address. The amplitude 
dependent phase response leads to curvature and asymmetry in the constellation, and 
consequently a reduction in the maximum circle insertion loss. Unlike the ON state 
resistance, the main factor affecting die OFF state capacitance is known to be the gate 
peripheiy. By reducing it, the capacitance can be minimised. Unfortunately, this places 
added strain on efforts to reduce the ON state resistance. Clearly, a compromise must 
be established. As a final note, it may be possible to offset the imperfections of the ter­
minations by using impedance transforming couplers. By changing the system imped­
ance with respect to the terminations, the balance between the ON and OFF state 
imperfections could be improved.
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Other significant issues affecting the performance of the vector modulators are 
the leakage of the carrier through the couplers and splitting imbalances. Compared to 
the shortcomings of the cold-PHEMT termination, this problem is more soluble. How­
ever, it is not a simple task because commercially available EM solvers appear to be 
unable to accurately predict the behaviour of discontinuities and coupled line structur es 
at W-band. There are also problems in suppressing, or at least accurately modelling 
parasitic moding effects in CPW. In the absence of reliable software and the apparent 
failure of designs based on first-principles, the only alternative is to fabricate large 
numbers of couplers having a range of parameter values. After several iterations and 
much refinement, the couplers could certainly be improved.
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CHAPTER 5: W-band MMIC radar source
5.1 Introduction
The development of an inexpensive W-band radar source is of paramount importance if 
ACC systems are to become a product for the mass market. Such a source must also 
have adequate phase noise performance, good reliability and be integrable with other 
subsystem circuits. In accordance with these requirements, a great deal of effort has 
been undertaken to improve the capabilities of HEMT- and HBT-based sources. As 
discussed in Section 1.2.3, many different source configurations have been reported. 
These include devices operating in the fundamental mode and a variety of devices that 
use frequency multiplication. In terms of phase noise, a cavity stabilised GaAs Gunn 
Diode appear s to be the de facto perfomiance standar d to which all other schemes must 
aspire. With a phase noise level of -80 dBc/Hz at 100 kHz off earlier, its performance is 
sufficient to ensure that the noise spectr um of a str ong target echo does not obscure a 
weaker echo when the two targets are separated by a distance equalling the radar’s res­
olution limit. So far, only a frequency multiplied GaAs HBT source has equalled this 
performance standard [52], but it is inefficient and requires a separate PHEMT-based 
frequency multiplier. The search for a suitable source to replace the Gunn continues.
This chapter presents a new W-band RF source configuration to add to the cur­
rent list. Using the Marconi Caswell H40 process, a frequency tripled PHEMT source 
has been designed, fabricated and tested. It consists of three components, namely a
25.5 GHz common-source VCO, a 25.5 GHz class-A buffer amplifier and a 25.5 GHz 
to 76.5 GHz active frequency tripler. Such active frequency tripiers have been used 
before [147], but this is the first time that it has been configured as a class-AB parallel- 
feedback amplifier. The components of this RF soiu'ce are implemented in two separate 
chips: one for the VCO, and another for the buffer and tripler. This is purely for testing 
purposes. Ordinarily, the two MMICs would be combined.
There are three sections in this chapter. The first one presents an overview of the 
Marconi Caswell H40 process. Although the process has been referred to previously in 
this work, it is only now that a complete description is required. The remaining two 
sections discuss the design, simulation and measurements of the two MMIC source 
chips.
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5.2 M arconi Caswell Ltd. H40 PHEM T process
In addition to 0.25 jJ.m PHEMT devices, the Marconi Caswell Ltd. H40 process offers 
three-level interconnect metal, through-wafer vias, backside metalisation, nichrome 
(NiCr) and ion implanted resistors, and dielectric passivation. As a result of these fea­
tures, the process permits fabrication of microstiip circuit designs, which include MIM 
capacitors, spiral inductors, Lange couplers and a complete range of distributed ele­
ments [148].
To increase design efficiency, Marconi Caswell has implemented its entire H40 
process as a Simulateable Microwave Artwork (SMART) hbraiy within Agilent EEsof 
EDA Series library contains models and scalable artwork for a large range of
commonly used passive and active components. It talces full advantage of the CAE 
package’s features because it allows accurate MMIC layouts to be generated directly 
from the schematic. In so doing, circuit layout becomes a purely automated task and 
the chances of committing design rule violations are substantially reduced. This proc­
ess can also work in reverse, whereby the schematic is automatically updated by 
changes in the layout. This is known as back-annotation.
Among the components in the SMART library are a range of transistor cells hav­
ing different numbers of gate fingers. Each component consists of a nonlinear 
EEHEMTl model and a layout that includes all of the required process layers. The 
model and layout can both be scaled in teiTns of gate width in order to trade-off output 
power and gain. The libraiy also includes shorted drain-source PHEMT-diodes similai' 
to those described in Section 4.2.6. Since the H40 process contains no additional 
processing steps to increase the channel doping, these devices exhibit significant series 
resistance. Consequently, they are functional, but of poor quality. They ai e represented 
by linear models and matching scalable artwork. For lumped elements, the library con­
tains two types of MIM capacitor, NiCr resistors, ion-implanted GaAs resistors and 
square spiral inductors. The capacitors can be formed using one of two different com­
binations of the three metal layers. The first type uses the lower interconnect metal 
layer and capacitor base-plate layer with the interceding SiN layer as a dielectric. Such 
capacitors give 142 pF/mm^. The second type is formed between the upper and lower 
interconnect metal with the interceding Polyimide layer as a dielectric. Since these 
capacitors have a relatively low capacitance value of 22 pF/mm^ and very poor toler­
ance, they are seldom, if ever, used. Resistors have been implemented in NiCr at 50 Q /
© Douglas S. McPherson Commercial-in-confidence
2 0 0
squar e and implanted GaAs at 300 Q /square. They are modelled as lossy transmission 
lines in order to account for their' distributed nature. The spiral inductors consist of a 
variable number of turns of interconnect metal contained within a square perimeter. 
The output of the structure is accessed using an underpass on the capacitor base-plate 
layer. The requirement for equal length and width is stipulated by the limitations of the 
linear lumped element model used to represent the structure.
The RF source was designed and implemented on the H40 process using the 
components from the SMART library. Since the PHEMT devices of this process 
exhibit little gain above 40 GHz, the most viable source configuration appealed to be a
25.5 GHz buffered VCO followed by a frequency tripler. Although it is theoretically 
possible to design a 38.25 GHz VCO in conjunction with a frequency doubler, the 
prospects of satisfying the oscillation start-up conditions aie slight. Finally, it should be 
noted that all simulations at 77 GHz are in excess of the models’ upper frequency limit. 
Thus, there could be substantial differences between the simulated and measured 
results.
5.3 25.5 GHz microstrip VCO
The 25.5 GHz VCO is based on a 4 x 60 jxm PHEMT device arranged in a common- 
source configuration with tuning provided by a 6  x 20 jim PHEMT-diode. To consei've 
chip real-estate and reduce the number of DC connections to the chip, the source termi­
nal of the PHEMT is self-biased. Consequently, the circuit requires only one DC input.
5.3.1 VCO design
The first steps in designing a VCO are to select a suitable active device, configure it 
appropriately and derive a DC bias network. For the present design, shown in Figure 
5.1, a medium-sized transistor was selected because it had good maximum output 
power with sufficient small-signal gain to enable stait-up oscillations. If the device had 
been larger or smaller, it would have been deficient in one of these two aspects. The 
self-bias aiTangement was achieved by inserting a 1.2 nH bias choke and 50 Q. resistor 
at the source, while raising the drain voltage to 3.5 V. The voltage divider formed by 
the transistor channel and the 50 O resistor effectively raises the potential of the source 
above that of the gate. This gives a negative V and moves the quiescent bias level to 
the class-A position (from Section 2.4.3). To ensui'e that the gate is only DC grounded, 
another 1.2 nH choke is provided.
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Figure 5.1 Schematic of a 25.5 GHz VCO.
In the present design, the source terminal is used to destabilise the transistor and 
the resonator is presented to the gate temiinal. Oscillations can be induced in any net­
work provided that at least one of its ports presents a negative real impedance. For the 
current VCO, this condition is brought about by inserting a 0.3 pF series feedback 
capacitor at the source terminal, and designating the gate terminal as the oscillator 
input port. This particular value is arrived at by varying the drain bias ^ i^d the 
nominal capacitance value until a maximum negative resistance V, CO) is observed 
at the transistor gate. This point in the circuit is referred to as the oscillator’s input port.
The negative gate resistance is also affected by the load or terminating imped­
ance Z^((jo) presented to the drain terminal or oscillator output. By carefully adjusting 
it, the negative resistance can be increased further. However, there are bounds to this 
adjustment because the impedance presented to the drain determines the oscillator’s 
output power. The impedance that gives maximum output power is determined in 
exactly the same fashion as it would be for a class-A power amplifier. That is, the 
impedance should have a real component that is the inverse of the slope of the load 
line shown in Figme 2.21. In the end, the final value is a compromise between satisfy­
ing the start-up conditions and obtaining good steady-state output power. After adjust­
ing the terminating impedance, a transformation network must be designed to effect its 
conversion from 50 Q. In the first instance, it is most expedient to synthesise it using 
ideal lumped elements. As shown in Figure 5.1, The present VCO employs a pair of 
inductors with values of 0.7 nH and 0.45 nH.
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For an oscillator to oscillate, the reflection coefficient of the resonator F^(co) 
must satisfy the following condition:
r ; ^ ( y , ( o ) r ^ ( o ) )  = i (5.i)
or, alternatively
R in {V, (H) + R r = 0 (5.2)
+ = 0 (5.3)
In the current design, this condition is met using a resonator composed of a 1 nH series 
inductor and a 6  x 20 \im  PHEMT-diode. To ensure oscillator stai t-up, only equation 
(5.3) needs to be satisfied. The resistance of the resonator has been deliberately 
designed to be thr ee times smaller (in magnitude) than the negative resistance in order 
to allow oscillations to build-up. The factor of three is an accepted rule of thumb for 
small-signal oscillator design [149].
Oscillators ar e, by nature, nonlinear*. Although linear design techniques help to 
ensure that oscillations occur, they cannot predict the final output power nor what the 
final oscillation frequency will be. This is why, upon completion of a simple linear 
design, all subsequent design must be based on nonlinear analysis. Using the linear 
design as a guide, a harmonic-balance simulation engine can be used to calculate the 
closed loop gain of the oscillator. The procedure is to var y the values of the compo­
nents in the oscillator until its closed-loop gain becomes unity and its loop phase
becomes zero at the desired centr e frequency. This is mathematically equivalent to say­
ing that equations (5.2) and (5.3) are satisfied. For the VCO of Figure 5.1, the closed 
loop gain was optimised by trimming the value of the 1.0 nH inductor in the resonator 
and by altering the bias on the diode model. It should also be noted that the loop gain 
varies with the power level circulating in the loop. This level should be maximised dur­
ing the loop gain optimisation.
The final design step is to replace all of the lumped element networks with com­
ponents that are realisable in microstrip. As discussed in Section 5.2, the H40 SMART 
librar*y provides a broad range of such components, all of which have been verified suc­
cessfully up to 40 GHz. To convert the circuit to microstrip, it suffices to replace each 
lumped element with an equivalent distributed element. By car efully retuning the 
closed-loop gain following each component replacement, it is possible to replicate the 
circuit entirely in the new medium. A microphotograph of the VCO chip is shown in
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Figure 5.2. Its dimensions are 1.8 x 2.0 mm . Starting at the right most point in the fig­
ure is a set of 200 pm pitch ground-signal-ground probe pads. To the immediate left of 
the centre contact pad is an MIM capacitor, which serves as a DC block. This prevents 
the drain bias from leaking out of the circuit. The 0.7 and 0.45 nH inductors at the 
VCO output in Figure 5.1 are now replaced by narrow, high-impedance transmission
I •
Figure 5.2 Microphotograph of the 25.5 GHz VCO.
lines. The 0.7 nH shunt inductor is connected to RF ground through a 2 pF MIM capac­
itor, which is itself connected to a large square via hole. The drain bias is supplied by 
bond wire or needle probe to a pad on the capacitor’s immediate left. The pad, capaci­
tor and via hole are all located in the top right-hand comer of the chip. The series feed­
back capacitor is located above the transistor and is connected to one of the transistor’s 
two source terminals. The other source terminal is connected to a long high impedance 
choke and resistor to ground. For a small amount of additional tuning, a diode is con­
nected at the end of the choke. To the left of the transistor is the resonator, a long U- 
shaped transmission line connected to the main tuning diode. The anode (gate) is 
biased through a large 600 ^  resistor while the cathode (drain/source) is connected to 
ground through a 4.5 turn spiral inductor.
5.3.2 Simulated results
Presented in Figure 5.3 is the final simulated spectrum for the VCO with a drain bias of
3.5 V and a diode tuning bias of -2 V. The simulation was carried out using the oscilla-
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Figure 5.3 Simulated VCO output spectmm.
tor test bench of Series This circuit design tool combines the hai*monic balance 
simulation engine with a set of tools for analysing closed-loops. These include a non- 
intrusive signal injection poit and an iterative loop gain solver. Basically, a small-signal 
is injected and processed around the loop until it converges as a result of saturation. 
The output spectmm is then calculated from the voltage waveform across the load. For 
further details on the Series simulation setup, the reader is referred to the sche­
matics and test bench noted in Figure 5.3. These aie located in Appendix I.
The output power for the 25.5 GHz VCO is 10,5 dBm at the fundamental fre­
quency and - 6  dBm at the second harmonic. These harmonics appear because the out­
put signal swing is large enough to be sensitive to the nonlinear relationship between 
drain current and apphed gate level. There is also some clipping of the drain-cuiTent 
waveform. The oscillator consumes 154 mW of DC power. This arises from a supply 
voltage of 3.5 V and a supply cument of 44 mA.
5.3.3 Measurements
The 25.5 GHz VCO was measured on-wafer using the Cascade Summit 9000 probe 
station and Agilent 8563E spectium analyser described in Section 3.5.1. The test set­
up, which is shown in Figure 5.4, uses one 200 p,m pitch ACP65 RF probe, a i m  
length of 2.4 mm semi-rigid coaxial RF cable and a 2.4 mm-to-SMA adaptor to con-
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Figure 5.4 Measurement set-up for the 25.5 GHz VCO.
nect the VCO to the spectmm analyser. Since the anticipated output frequency of the 
oscillator is below the 8563E’s 26.5 GHz cut-off, the spectrum can be measured 
directly without resorting to external mixers. The DC contacts on the VCO aie con­
nected to a pair of E3631A power supplies using a custom made 2 needle probe card. 
The card contains two decoupling capacitors to suppress any spurious oscillations. 
Although the E3631A has three independent outputs, using two sepaiate units in the 
present setup allows both applied voltage levels to be adjusted and displayed simulta­
neously.
The output spectrum of the VCO is shown in Figure 5.5. As the marker indicates, 
the signal is centred at 25.1 GHz with an output power of 8.5 dBm. This is actually 
quite close to the simulated result. The frequency shift of 386 MHz can be completely 
attributed to minor shortcomings of the norilineai* modelling and simulation. A second 
design iteration, with a slightly shorter transmission hne resonator, would almost cer­
tainly be able to correct for the shift. As for the output power, part of the 2 dB differ­
ence is due to cable, probe and adaptor losses. The other pait is caused by inaccuracies 
in the nonhnear model. From Figure 5.5, it is also possible to estimate the VCO’s phase 
noise performance. This is achieved by displaying the power difference between a 
marker centred at the spectrum peak and one that is 1 MHz away (-50 dBm). If this dif­
ference is then divided by the resolution bandwidth (10 kHz), the result is a phase noise 
of -9 0  dBc/Hz at 1 MHz off caiiier. Temperature effects are a concern for this VCO, 
because they will impact on the ti'ansistor’s transconductance and nonlinear capaci­
tances. To avoid any frequency diift, the VCO must be injection locked with at least a 0 
dBm locking signal or stabilised using a PEL. The problem can be further mitigated by 
bonding the backside of the chip to a heatsink and by enclosing the enthe radar front- 
end in a theimally stabilised housing.
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Figure 5.5 Measured VCO output spectrum.
5.4 76.5 GHz M MIC frequency tripler
This MMIC is composed of two separate circuits, a class-A buffer ampHfier designed 
for 7 dB gain, and a class-AB active frequency tripler designed with 20 dB conversion 
loss. Both circuits use 4 x 60 pm  PHEMT devices airanged in a standard common- 
source configuration. The principle of the MMIC is to diive the multiplier stage into 
compression so as to encourage the generation of the third harmonic. An output filter 
then suppresses all other frequencies.
5.4.1 Tripler design
The complete MMIC was designed using a multi-stage power amplifier technique. 
Starting with the transistor gain block for the tripler stage, an RF feedback network was 
devised. This is intended to ease the gate and drain impedance matching requirements, 
at 25.5 GHz and 76.5 GHz, respectively. The feedback network is also designed to 
recycle some of the power at the fundamental and to increase third harmonic genera­
tion. This follows from the approach proposed by Zhang et al. [150]. By altering the 
component values, initially using ideal elements and then using microstrip equivalents, 
the impedance seen at the gate was made as close to 50 O as possible. The same criteria 
applied to the drain terminal, however this time the impedance matching was aimed at
76.5 GHz, The resulting elements of the feedback network aie shown in Figure 5.6 and
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have nominal values of 0.8 pF, 0.6 nH, and 60 O, In microstiip form, these correspond 
to an 80 X 80 pm^ 2.5 turn spiral inductor, 70 x 70 pm^ SiN MIM capacitor and a 20 x 
24 pm^ NiCr resistor. The stability factor for the combined transistor and feedback net­
work was inspected and it was seen to be unconditionally stable above 20 GHz. It was 
noted, however, that the impedances required to induce low frequency oscillations were 
close to the edge of the Smith chart. All of the preceding development included the 
effects of the bias network, which is shown in Figure 5.6, to include a 0.8 nH choke
inductor at the drain and a 300 Q GaAs resistor at the gate.
Class A buffer 
amplifier 
 A______
Interstage matching 
network 
_________A________
Class AB active 
frequency tripler 
________A _______
0.8 pF 0.6 nH Microstiip
coupled-line 
filter60n J — II—
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Figure 5.6 Schematic of a 25.5 GHz buffer amplifier and frequency tripler.
To maximise the output power at the third haimonic, a simulated load-pull meas­
urement was performed at the drain terminal. The idea behind this technique is to plot 
contours of constant power on tlie Smith chait as a function of the load reflection coef­
ficient (this is covered in more detail in Section 6.6.2). These contours were plotted for 
the first thiee harmonics of 25.5 GHz and the output termination was chosen so as to 
maximize the power at the third harmonic and minimise it for the fundamental and sec­
ond harmonic. The resulting reflection coefficient was determined to be 0.46Z-122° 
and the power contour corresponded to 3.2 dBm. This assumes that the stage is driven 
by a 17 dBm, 25.5 GHz source with 50 impedance. The load-pull also assumes that 
the load impedances at 25.5 and 51 GHz coiTespond to open circuits. Using the electro­
magnetic simulator, Agilent Momentum™, a coupled-fine filter was designed to mimic 
the optimal conditions of the load-pull tuner.
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A similar load-pull technique was used to optimise the power transfer from the 
output of the class-A stage to the input of the tripler stage. This time, the tuner was per­
mitted to vary at the fundamental frequency of 25.5 GHz for a 10 dBm RF power 
source. All other frequencies were presented with an open circuit. The resulting output 
reflection coefficient of 0 .34Z -180° was then realised by the interstage matching net­
work. This network effectively transforms the input impedance (seen looking into the 
loaded tripler stage) to the aforementioned value via a series 1 pF capacitor and 0.4 nH 
inductor. In microstrip, these components are realised by a 54 x 54 pm^ SiN capacitor 
and a 40 X 40 pm^, 1.5 turn spiral inductor.
The final step is to transform the impedance seen looking into the buffer stage 
input to the reference impedance of 50 Q. In microstrip, the impedance matching net­
work consists of a series DC blocking capacitor of 1 pF (SiN), a 400 pm transmission 
line and a small polyimide shunt capacitor of 0.2 pF (150 x 150 pm^). This matching 
network serves to minimise the input return loss, which turns out to be better than -15 
dB over a 1 GHz bandwidth centred at 25.5 GHz. The final MMIC, having dimensions 
of 2.5 X 2.5 mm^, is shown in Figure 5.7. It should also be noted that the RF on-wafer 
probe pads are 100 pm pitch. This makes them compatible with the Cascade ACPI lOL 
on-wafer probes.
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Figure 5.7 Microphotograph of the 76.5 GHz MMIC tripler.
5.4.2 Simulated results
When fully assembled and a harmonic balance simulation carried out, the results for 
the tripler are as presented in Figure 5.8. The full MMIC exhibits an output power of
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-3  dBm at 76.5 GHz for an input power of 10 dBm at 25.5 GHz. This coiTesponds to a 
conversion loss of 13 dB. Although the tripler offers good suppression of the funda­
mental and second haimonic (both are less than -20 dB), the results are less impressive 
at the fifth haimonic which is -8 dBm, In practise, such a result is unlikely because the 
accuracy of the linear and nonlinear models is not guaranteed above 60 GHz. The exist­
ence of significant harmonics above the third is almost certainly overstated by the sim­
ulator. Details on the Series simulation setup can be found in Appendix I, using 
the references given in Figure 5.8.
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Figure 5.8 Simulated tiipler output spectrum.
The DC power consumption of the tripler is 90 mW for the buffer stage and 60 
mW for the output stage. These are derived from  the drain source vo ltages, 
2 V and -  2.5 V, and the drain cuixents = 45 mA and “  24 
mA for the two stages respectively.
5.4.3 Measurements
The test set-up for the frequency tripler is very similar to the one used for measuring 
vector modulators (Figure 4.44). However, in this case, the two Tabor electronics wave­
form generators aie replaced by a pair of E3631A power supplies. The first one sup­
plies the drain and gate biases of the amplifier stage (2 V and -0.45 V) and the second 
one supplies the drain and gate biases of the tripler stage (2 V and -0.65 V). The 25.5
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GHz RF input is still supplied by the 8510XF in CW mode. Unfortunately, the VNA 
can only supply a maximum of 0 dBm unleveled RF power at the output of the test- 
head. As a result, the tripler output spectmm shown in Figure 5.9 is effectively shifted 
down by 10 dB.
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Figure 5.9 Measured tripler output spectium.
In spite of the test set-up difficulties, the measured spectrum of the tiipler looks 
quite promising. The output power at 76.5 GHz is -14.3 dBm, which coixesponds to a 
conversion loss of -14.3 dB. This is only 1.3 dB worse than that predicted by the simu­
lation. In addition, part of this loss can be attiibuted to probes, cables and adaptors. 
With a higher RF input power, it is speculated that the circuit would perform as 
designed.
5.5 Summary
The MMICs discussed in this chapter represent the components of a new integrated W- 
band RF source configuration. Having said this, an actively multiplied PHEMT oscilla­
tor is unlikely to perform any better than the passively multiplied HBT source of ref. 
[52], either in terms of phase noise or efficiency. On the basis of pure tripling, the 
present source could be expected to achieve a phase noise performance no better than 
- 9 0  + 201og(3) = -80.5 dBc/Hz at 1 MHz off carrier [115]. This will be degraded 
substantially by the class-A buffer stage and by AM/PM conversion in the active tri­
pler. The complete source consumes 154 + 60 + 90 = 304 mW of DC power, for a 
predicted output RF power level of 8.5 -  14.3 = -5.8 dBm. This gives an overall effi­
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ciency of 0.1 %. Based on these results, it is possible to conclude that an actively mul­
tiplied PHEMT oscillator offers only one advantage. That is, it enables a conventional 
0.25 [im PHEMT process to generate RF power at W-band without recourse to a multi­
chip design.
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CHAPTER 6: W-band MMIC radar circuit designs
6.1 Introduction
At this time, fully integrated radars based on MMIC technology have yet to realise 
their full potential. As outlined in Chapter 1, the “radai-on-a-chip” approach cuixently 
suffers from very low yield and very high cost. Moreover, in terms of performance, it 
has yet to match the capabilities of current hybrid designs. Many companies and insti­
tutions are investing heavily to resolve these issues and have introduced new active 
device technologies, ch’cuit designs and processing techniques.
The Ultrafast Systems Group at the University of Glasgow has also invested sub­
stantially in acquiring expertise in this area. They have developed a “state-of-the-ait” 
millimetre-wave MMIC fabrication capability. This includes a shoit-gate length 0.12 
pm PHEMT process and all the necessaiy passive device stmctures requffed to support 
the design and fabrication of a full millimetre-wave integrated radai\ In this chapter, the 
process will be reviewed in gieater depth. The chapter also documents a set of MMIC 
circuit designs that form the basis of an integiated radai*. Each major section contains 
an overview of the circu it type and subsections detailing the specific topologies 
adopted, theff simulated performance and MMIC layouts. The Series IV™  schematics 
and test benches for these circuits can be found in Appendix II and Appendix III. 
Explicit references to the appendices are included on all figures that present simulated 
results. Measured results for these circuits are not available at this time because they 
aie currently in fabrication. Their characterisation forms the basis for continuing work 
on this project.
6.2 University of Glasgow 0.12 pm  PHEM T process
A t present, the University of Glasgow offers a pseudomorphic HEMT process. Until 
eaiiy 1998, the process was quite stable and demonstrated excellent wafer to wafer uni­
formity [151]. Based on nano-technologies, such as MBE, E-beam and Selective Reac­
tive Ion Etching (SRIE), the process is optimised for high frequency performance, 
yield and reliability.
The epitaxial layers of the PHEMT are grown by MBE and are shown in Figure 
6.1. The 2-DEG is located at the heterojunction between the AlGaAs spacer and 
InGaAs channel layers. To improve the reliability of the process, an AlGaAs etch stop 
and GaAs surface buffer are introduced under the gate. The former allows for SRIE to
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T-gate
n+ GaAs
AlGaAs etch stop
GaAs surface buffer
Si 7x10'- cm - AlGaAs supply
___________________ AlGaAs spacer
InGaAs channel
GaAs buffer
Figure 6.1 Glasgow PHEMT layer structure.
define the depth and width of the gate recess very accurately and reproducibly. This is 
possible because the etching process has a 4000 to 1 selectivity between the n+GaAs 
cap layer and the AlGaAs etch stop layer. The GaAs surface buffer layer serves to pre­
vent deep oxidation and coiTOsion of the AlGaAs supply layer. The T-profile gates are 
written by E-beam using a Leica-Cambridge EBPG-5HR or “Beamwriter”. They are 
defined using a tii-layer photo-resist stack patterned by three successive election beam 
exposures. The Ti-Pt-Au gate metalisation is then deposited using a standard lift-off 
process.
The University of Glasgow PHEMT process has demonstrated an of 212 
GHz and of 123 GHz for a 2 x 50 pm  device , b iased  at = 3V  and 
^gs ~ -0-4 V. This high frequency performance means that the process is ideally 
suited for developing W-band MMIC circuits. The same device exhibits an I of 630 
mA/mm and a DC of 700 mS/mm at 476 mA/mm drain cuixent. In addition to the 
PHEMT devices, the process includes two interconnect metal layers, NiCr and ion- 
implanted resistors, 283 pF/mm^ SiN-based MIM capacitors and electroplated air­
bridges. The University of Glasgow does not currently perform thiough-wafer process­
ing or back-side metalisation, so all circuits must be designed using CPW structures. 
Since it is not a commercial process, there is also no passivation layer to protect the 
devices.
Unlike the H40 process, the University of Glasgow does not offer a SMART 
libraiy. This means that models are limited to simple fixed geometries and are not 
implemented in a commercial circuit simulator. Moreover, all layouts must be gener­
ated by hand. To compensate for this absence of generalised models, rigorous designs 
can only be executed by using third-party modelling software, such as TOPAS™ and
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COPLAN^^. As shown in Chapter 3, this has proven to be a excellent approach for rep­
resenting the 2 X 50 pm  PHEMT. Unfortunately, the approach is less successful for 
lumped CPW elements because COPLAIP^ results appear to diverge from measure­
ments above 50-60 GHz. As such, barring MIM capacitors and spiral RF choke induc­
tors, lumped elements aie used very spaiingly in the present work.
6.3 Active circulators
In order to realise a low-cost MMIC radai*, it must use the available chip real-estate as 
efficiently as possible, especially if radiating elements aie to be included. In such cases, 
it is quite clearly preferable to use a monostatic radai* configuration to avoid having 
multiple radiators. This requires a circulator, having a design based on the non-recipro­
cal elements at hand, which for this work are GaAs PHEMTs. The concept of a tiansis- 
tor based active circulator was first proposed by Tanaka et al. in 1965 [152]. In their 
work, it was demonstrated that a three-port, tlu'ee-transistor active circulator can theo­
retically achieve zero backwards transmission and unattenuated forwaid tiansmission 
given that appropriate feedback elements are applied to the transistors. Although their 
theoretical investigation and design example are very elegant, it is difficult to replicate 
the results at millimetre-wave frequencies.
Since this first design, many new configurations have been suggested that are 
more suitable for millimetie-wave implementations. The most promising of these are 
quasi-circulators. Unlike tiaditional circulators, which have full rotational symmetry, 
these devices only allow propagation from the transmitter output to the antenna and 
from the antenna to the receiver. No transmission is possible between the receiver and 
the transmitter. In practise, this distinction is of little importance, because this tians- 
mission path is seldom, if ever used. Active chculators of all types are not without dis­
advantages. Although they may offer small size, broad bandwidth and low loss 
(possibly even gain) compaied to ferrite equivalents, their active devices often require 
substantial amounts of DC power, inü'oduce noise, allows leakage into the receiver and 
limit the maximum output power of the tiansceiver [153].
Cuixently, only three distinct active circulator topologies exist [154]. The first 
type, which includes the design by Tanaka, is called a tliree-way circulator. As the 
name suggests, it involves three nonreciprocal isolator elements ananged in thiee paths 
and has complete rotational symmetry. The first MMIC reviewed in this section, the 
three-way ring circulator, is of this general topology. The second type is a quasi-circu­
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lator, based on a divider/com biner concept, where transm it-receive isolation is 
achieved by phase cancellation between the outputs of two paths. The second and third 
MMICs presented in this section, the two-way phase-splitting and the two-way phase- 
delaying circulator, apply this principle. The third type is a quasi-circulator based on 
the isolation obtained from a passive in-phase power combiner. As a result, it is often 
referred to as a Wilkinson quasi-chculator or an active diplexer.
All thiee MMICs presented in this section have been designed using COPLAN^^ 
for the distributed CPW elements and 5-parameter measurements for PHEMTs. They 
aie all linear designs.
6.3.1 Three-way ring circulator
This circulator consists of three active isolators and tliree 3 dB in-phase power dividers 
aixanged as shown in Figure 6.2. The isolators are implemented using standai'd com­
mon-source amplifiers, which are biased at a low value of V . This reduces the gain of 
the tiansistors and helps to minimise the possibility of low-frequency oscillation At the 
same time, there is sufficient gain to compensate for some of the dissipation and cou­
pling loss in the power dividers. The input (IP) and output (OP) matching networks 
maximise the transducer gain while avoiding its regions of instability.
Referring to the schematic of Figure 6.2, an input signal at the transmitter port is 
split into two components. The component tiavelling in the upper branch is transmitted 
in the foiward direction by the active isolator. For the given bias conditions, the active
300 £2
2x50  uniTransmitter AntennaPHEMT
100 Q
300 £2 300 £2
100 £2 2X50 urn 
PHEMT
3dB
in-phase
combiner
2x50 pm 
PHEMT
d ) 6 Receiver
Figure 6.2 Schematic of the three-way ring circulator.
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isolator has a forward gain of approximately 3.5 dB, including the losses in the input 
and output matching networks. When the losses of the in-phase couplers and transmis­
sion lines are taken into consideration, the total simulated forward insertion loss is 4.2 
dB. A signal entering the circulator at the antenna port passes through a similar net­
work and, consequently, suffers a similar 4.6 dB loss in power. The only difference in 
the two paths is an extra length of meandered transmission line located in the lower 
branch. The layout for the MMIC is shown in Figure 6.3 and has dimensions of 2.6 x 
1.9 mm^. It also illustrates how the extra “5 ’’-shaped transmission line serves to route 
the signal between the antenna and receiver ports, and the receiver and transmitter 
ports. Ideally, a perfectly symmetrical ring would be preferred, with the two lower iso­
lators being oriented at 45° to the horizontal. Unfortunately, this is simply not possible 
because the beamwriter can only define gates reproducibly if they are aligned in a com­
mon direction across the entire wafer. The forward transmission responses are plotted 
as a function of frequency in Figure 6.4, where ^2 1  and 5 ^ 2  correspond to the transmit- 
ter-to-antenna response and antenna-to-receiver response, respectively. By symmetry, 
5 j3 is identical to 5 3 2 -
DMCP CIRC XXA
Figure 6.3 MMIC layout of the three-way ring circulator.
There are two significant reverse transmission paths in the three-way ring circula­
tor. The first one, which is the most critical, concerns the second component of the 
transmitter input signal. This signal can travel through the lower left-hand isolator and 
into the receiver. If a significant level leaks through, it will reduce the receiver’s sensi­
tivity and may even damage it. By carefully adjusting the lengths of the interconnecting
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Figure 6.4 Simulated forward transmission responses for the three-way 
ring circulator.
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Figure 6.5 Simulated isolation for the three-way ring circulator.
transmission lines in all three branches, a secondary leakage signal will pass com­
pletely ar ound the loop and arrive at the receiver in anti-phase to the principal leakage 
signal. As shown by ^ 3  ^ in Figure 6.5, this cancellation effect gives a narrowband iso­
lation of 34 dB in the vicinity of 76.5 GHz. The second reverse transmission path is
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from the antenna to the transmitter and it is given by Figure 6.5. The isolation is 
17 dB at 76.5 GHz. It is lower than ^ 3 1  because it does not benefit from any phase can­
cellation. In practise, both of these isolation levels are quite poor in comparison to a 
conventional feiiite circulator. Realistically, a level of about 60 dB is sought to ensure 
that the received target echo signal is larger than the transmitter noise leakage. For this 
circulator topology to achieve such levels, the isolators must include parallel feedback 
networks.
The input return loss for the circulator is better than 17 dB for all three ports. The 
simulated results as a function of frequency are plotted in Figure 6 .6 , where 5 ^  , S 2 2  
and ^ 3 3  correspond to the return loss for the tiansmitter, antenna and receiver ports, 
respectively.
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F igure 6 . 6  Simulated return loss for the three-way ring circulator.
The DC power consumption of this circulator is 126 mW, which coiTesponds to 
thiee isolators having a drain-source current of 21 mA and a drain-source voltage of 
2.0 V. The DC is fed from two pads at the top of the layout and requires a set of RF/DC 
cross-overs and DC/DC cross-overs (to supply the lower branch isolators). This is a 
common problem with active circulator designs. Since the RF signals travel around an 
unbroken loop, DC access to all of the active devices in the cfrcuit requires that the sup­
ply lines cross the transmission lines.
© Douglas S. McPherson Commercial-in-confidence
219
6,3.2 Two-way phase-splitting quasi-circulator
As the name suggests, this quasi-circulator design conforms to the class of active circu­
lators that use pure phase cancellation to achieve transmit-receive isolation. In this pai- 
ticulai* example, two identical transmission paths aie aiTanged in what appeal’s to be a 
push-pull configuration, using two Lange couplers. From the circuit schematic of Fig­
ure 6.7, the transmitter signal is split into orthogonal components, passed by a pair of 
two-stage amplifiers and recombined using a second quadrature coupler. To couple the 
signal to the antenna, the interstage matching (IT) networks include T-junctions con­
nected to 50 O ports. Given the aiTangement of the quadrature couplers, the net effect 
is to shift the signal in the lower branch by 180° relative to the signal in the upper 
branch. This provides the necessaiy cancellation to maintain good isolation between 
the transmitter and receiver ports. All other reverse isolation is provided for by the non­
reciprocity of the common-soui’ce connected transistors.
o Antenna4 x 2 5  jim PHEMT 4x2 5  nm  PHEMT ReceiverTransmitter
OP
3dB
quadrature
coupler
=2.5V
OP
50 a4 x 2 5  urn — PHEMT 4x 2 5  ).im PHEMT50 a
Figure 6.7 Schematic of the two-way phase-splitting quasi-circulator.
Having established the basic workings of this circulator, the inherent symmetry 
can be exploited to simplify the design procedure. Effectively, each branch is an 
identical two-stage maximum gain amplifier having an interstage matching network 
with a point matched to 50 O. The tiansistors used in the two amplifiers aie 4 x 25 pm 
PHEMT devices biased at = 0 V and = 2.5 V . Using the measured small- 
signal ^-param eters for the device, the design proceeds in the usual manner by 
determining optimal input and output terminating impedances. These aie selected to 
maximise the transducer gain while avoiding the regions of instability. Based on the 
required matching impedances, input and output matching networks are synthesised
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using 50 2^ transmission lines, open circuit stubs and series capacitors. These latter 
elements serve a dual purpose of providing DC blocking and RF impedance matching. 
The design of the interstage matching network is slightly more difficult, owing to the 
fact that it must present three specific impedances at its three-ports. Furthermore, it 
must also have minimal insertion loss from the output of the first stage transistor to the 
antenna and from the antenna to the input of the second stage transistor.
Once the initial matching networks have been derived, using idealised element 
models, they must be converted to CPW equivalents. The new ones also include the 
effects of the spiral RF choke inductors and MIM DC blocking capacitors. By combin­
ing the single-channel 2-stage amplifiers with Lange-couplers, the overall circulator 
design is complete. The final MMIC layout for the circulator appears as shown in Fig­
ure 6.8. It has dimensions of 3.1 x 1.6 mm^.
Figure 6.8 MMIC layout of the two-way phase-splitting quasi- circulator.
The simulated small-signal performance for the two-way phase-splitting quasi­
circulator is presented in Figures 6.9 and 6.10. With the former, the insertion loss 
between transmitter and antenna and the antenna and receiver are both approxi­
mately 1 dB at 76.5 GHz. By comparison, the transmitter to receiver isolation ) is 
28 dB . Referring to Figure 6.10, it can be seen that all three ports exhibit worst-case 
return loss of 15 dB at 76.5 GHz. Although not plotted, the reverse isolation for sig­
nals propagating against the intended direction is better than 20 dB .
From the layout, the drain bias is fed to a single central pad using a bias needle. 
This provides 2.5 V to the drains of the four active device. With each device drawing a 
current of 80 m A , the total power consumption of this circuit is 800 m W . There are
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Figure 6.9 Simulated transmission coefficients for the two-way phase- 
splitting quasi-circulator.
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F igure 6.10 Simulated return loss for the two-way phase-splitting quasi- 
cnculator.
two reasons why it is so high. Firstly, this circulator uses 4 x 25 pm devices instead of 
2 X  50 pm PHEMTs. Altliough they have the same overall gate width, the fonner has a 
higher value of . Secondly, due to the awkward configuration of the topology, it is 
very difficult to provide gate bias to all four tiansistors.
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6.3.3 Two-way phase-delaying quasi-circulator
The two-way phase-delaying quasi-circulator operates on the same phase cancellation 
principle as the phase-splitting topology. However, instead of using quadrature cou­
plers for transmit/receive phase cancellation, the upper path is made 180° longer than 
the lower path. An integrated W-band version of the topology was first published by 
Kother et al. [71], for an 80 GHz application using InP HEMTs.
The phase-delaying quasi-ciiculator is quite a difficult circuit to design because, 
unlike the previous two-way topology, the upper and lower paths are not identical. Fur- 
tliermore, to keep the design compact, T-junctions are used as power splitters instead of 
Wilkinson in-phase couplers. This causes the upper and lower branches to be imbal­
anced, both in terms of amplitude and phase, and the ports become mismatched. By 
varying the impedance of the transmission line in both branches, it is possible to com­
pensate for this. A schematic of the configuration is given in Figine 6.11, in which the 
required tiansmission line segments are illustrated explicitly. Their exact impedance 
values are determined by caiefully adjusting the centre conductor widths and by using 
the circuit simulator’s optimisation functions to ti'ade-off port impedance matching.
2x50 |Xm 
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2x50 lira 
PHEMT
=+2.0V ^
. non .°  _ L  1
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Transmitter
□ T
|-L| 2x50 jim _J_ 2x50 |im J L 4-1
PHEMT — PHEMT -
t / ^ = - 0 . 4  V
Receiver T ®
Antenna T @
Figure 6.11 Schematic of the two-way phase-delaying quasi-circulator.
insertion loss and isolation. The MMIC layout for the circuit is shown in Figure 6.12 
and it has dimensions of 1.5 x 1.6 mm^.
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Figure 6.12 MMIC layout of the two-way phase-delaying 
quasi-circulator.
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Figure 6.13 Simulated transmission coefficients for the two-way phase- 
delaying quasi-circulator.
In terms of simulated performance, the results for this topology are less impres­
sive than the previous two designs. At 76.5 GHz, the transmitter to antenna (S21 ) and 
antenna to receiver (S3 2 ) insertion losses are both 2 dB . The isolation is better than 
19 dB for adjacent ports and is 22 dB between the transmitter and the receiver (5’3 , ). 
The transmission results are plotted as a function of frequency in Figure 6.13. Good
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input return loss is quite difficult to achieve with this design paiticularly if the insertion 
loss of the two forward paths is to be kept equal. The simulated input return loss, 
shown in Figure 6.14, is worst at the transmitter port (5^^ ) at 13 dB . The antenna port 
(^ 2 2 ) and receiver port (6"gg) have values of 15 dB and 18 dB , respectively.
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F igure 6.14 Simulated return loss for the two-way phase-delaying quasi­
circulator.
In terms of DC power consumption, this circuit is superior compared to the two- 
way phase-splitting quasi-circulator. It uses foiu 2 x 50 jxm tiansistors, each of which 
draws 21 mA from a 2.0 V supply. As a result, the total DC power absorbed is 168 mW. 
Supplying the DC levels to the transistors on the chip is no simpler than it is for any of 
the other circulator topologies. Referring to the schematic in Figure 6.11 and the layout 
in Figure 6.12, the drain bias is supplied through a single DC pad, much like the phase- 
splitting active circulator. However, using an RF/DC undeipass, the pad is located more 
conveniently outside the ring. Due to space constraints, this aiTangement is simply not 
possible for the gate bias. It must be supplied from two different pads.
6.4 Voltage controlled oscillators
At present, GaAs-technology appears to be the most plausible foundation upon which 
to realise a fully integrated low-cost W-band radar. Compaied to circuits fabricated by 
experimental technologies, such as MBE-SiGe, or high-performance technologies, like 
InP, GaAs-based circuits are now regularly mass produced with relatively high yield.
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For the full cost benefits of integration to be realised, it is imperative that all of the 
radar’s components, including the RF source, be physically part of the same chip. This 
means that there is a compelling incentive to develop W-band RF sources on GaAs, 
even though they may be nominally outperformed by InP- or SiGe-based equivalents.
As usual, the oscillator must be as compact as possible. This requirement virtu­
ally mles out frequency multiplication as a realistic alternative and shifts the focus to 
fundamental mode sources using short gate length AlGaAs/InGaAs/GaAs PHEMT 
devices. The first monolithic W-band VCO of this kind was developed by Wang et al. 
in 1992 [155], using standard linear design techniques [149]. It is a simple common- 
source negative resistance oscillator with high-impedance ti*ansmission lines to provide 
source feedback. The output power was 7.6 dBm at 92 GHz. Work on this general con­
figuration was continued by Bangert et aL, first using linear design techniques [156] 
and then using nonlinear harmonic balance techniques [157]. The designs yielded out­
put power levels of 9 dBm at 75 GHz and 7.8 dBm at 94 GHz, respectively.
Having demonstiated that a fundamental mode W-band GaAs PHEMT oscillator 
is feasible, more recent work has focused on improving output power, bandwidth, tun­
ing lineality, phase noise and temperature stability. Using the same general topology as 
the previous designs, Kudszus et al. [158] have demonstrated that phase noise perform­
ance can be substantially improved using sub-harmonic injection locking. Their 
unbuffered design yields an output power of 0 dBm at 94 GHz with a phase noise per­
formance of -106 dBc/Hz at 1 MHz offset (compaied to -71 dBc/Hz in the free-running 
mode). Siweris et al. have taken a slightly different approach and have reported a 76-77 
GHz VCO based on a feedback loop topology [159]. It consists of a two-stage ampli­
fier, an output in-phase power splitter and variable phase shifter in the feedback loop. 
The circuit has an output power of 7.5 dBm, as well as excellent tuning linearity and 
bandwidth.
The purpose of this section is to investigate some of the reported topologies and 
techniques using the University of Glasgow PHEMT process. There aie five oscillator 
designs in this section. The first three employ Wang’s W-band linear techniques to 
design VCOs with different PHEMT configurations, namely common-source, com- 
mon-gate and common-drain. The last two designs, a common-source bias-tuned oscil­
lator and common-source injection-locked oscillator, aie developed using the nonlinear 
techniques of Section 5.3.1 and aie very similar to the topologies presented by Bangert
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and Kudszus. In both cases, the transistor is represented by the TOPAS™ model of 
Chapter 3 and the passive structures are modelled using COPLAN^^.
6.4.1 Common-source diode-tuned oscillator
The common-source configured oscillator using series feedback is the most commonly 
reported topology for W-band. This is because it is easily realisable, well suited for 
implementation in CPW and capable of generating higher RF output power than any of 
the other configurations. The schematic of the oscillator is shown in Figure 6.15. It is 
designed using conventional linear techniques and measured PHEMT 5'-pai'ameters. 
As discussed in Section 5.3.1, the first step is to maximise the negative resistance seen 
looking into the oscillator input, in this case the gate of the PHEMT. The optimisation 
procedure involves adjusting the lengths of the high impedance transmission lines in 
the source feedback network and modifying the length and position of the open circuit 
stub in the terminating network. The terminating impedance is also optimised to pro­
vide maximum output power. After making the adjustments, the final input impedance 
becomes = -  15 + ;0.85 Ü, at 76.5 GHz.
0 v:_  = i v
4x10 urn
diode
0 Vg, = -0.4 V
Z L  J Z
o y ^  = i.6v
PHEMT X /4 2x50 |.im 300 Q \ / 4
Output
„  „  Source feedback
-L  -L  network
Figure 6.15 Schematic of the common-source diode-tuned oscillator.
To satisfy the start-up conditions, the position and length of the tuning stubs in 
the diode resonator network were adjusted to an impedance of = 4 -  JO.85 Q . 
This ensures that the reactances cancel. As the oscillation power increases, the negative 
resistance will diminish until it eventually becomes the same as Rj^. In the absence of 
nonlinear design techniques, this approach is cited quite often and is known to have a 
high rate of success [149]. Figure 6.16 shows the reflection coefficient seen looking 
into the oscillator output. As an actual indication of the circuit’s final performance, this 
simulated result is inconsequential. It would also be impossible to measure. However, it
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Figure 6.16 Output reflection coefficient of tlie common-source diode- 
tuned oscillator.
Figure 6.17 MMIC layout of the common-source diode-tuned 
oscillator.
does serve to confirm that the circuit presents a significant negative resistance at the 
desired centre frequency.
The layout for the common-source oscillator is presented in Figure 6.17 and has 
dimensions of 1.9 x 1.2 mm^. Bias is supplied to the transistor and diode using the 
three pads at the upper edge of the chip. RF/DC isolation is provided by an RF shorted 
A. / 4  lines for the drain and diode bias supplies and by a 300 Q implanted GaAs resis­
tor for the gate. The three bias levels are isolated from each other using two MIM D e ­
blocking capacitors. It should be noted, however, that these blocking capacitors are
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quite small This is because they form part of the output impedance transforming net­
work and the resonator network, respectively. The DC power consumption of the oscil­
lator is 27.1 mW. This includes the 16 mA PHEMT drain current drawn from a 1.6 V 
supply and the 1.5 mA diode current at 1.0 V.
6.4.2 Common-gate diode-tuned oscillator
The common-gate oscillator is designed using exactly the same techniques as applied 
in the previous section. However, as shown in Figure 6.18, the feedback network is 
connected to the gate terminal of the PHEMT, the resonator network is connected to 
the two source terminals, and the terminating network is connected to the drain. By 
convention, the oscillator input is located at the PHEMT source. Common-gate oscilla­
tors are noimally used for lower-power applications where wide tuning bandwidth is 
required.
Diode resonator network
______________ A______________
Terminating network
____________ A___________
4x10 lain 
HEM! 
diode
- c
P T
0 Kg = 0.4 V
■X
OKg=2.0V
X
Osc. IP
2x50 lom X  I A 
PH E M T «/
H K
1
3 :
Output
X  X  Gate feedback network
Figure 6.18 Schematic of the common-gate diode-tuned oscillator.
After vaiying the paiameters of the gate feedback network and the terminating 
network, the input impedance becomes: = -1 0 1 4  - y 86 Q . Such a large negative
resistance is not unusual. It aiises because there is a singularity in the calculation of the 
common-gate 5-parameters. Had the transistor been originally measured in this config­
uration, such results would not occur. Consequently, its exact value is unimportant. The 
resonator network at the source is designed to present = 4 + y 86 ÜI at 76.5 GHz. 
This is accomplished by adjusting the lengths and positions of the short-circuit stub 
connected to the second source output and the open-circuit stub immediately preceding 
the diode. The output reflection coefficient is shown versus frequency in Figure 6.19, 
and as expected, it is greater than unity at 76.5 GHz.
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F igure 6.19 Output reflection coefficient of the common-gate diode- 
tuned oscillator.
Ordinarily, CPW circuits do not use PHEMTs in a common-gate configuration. 
With two source connections it is difficult to design a test structure that can be accu­
rately de-embedded. It is also impossible to fully characterise the device, because it 
will be unstable at some, if not most bias points. Finally, the layout of all W-band 
PHEMT devices are intended specifically for the common-source configuration, which 
is typified by in-fine gate and drain feed-lines and perpendicular* source feed-lines. To 
design common-gate, or for that matter, common-drain circuits, CPW bends must be 
included in order to fine-up the sour ce feed-line with either the drain or gate feed-fine. 
As shown in the layout of Figure 6.20, this is a ver*y inefficient use of chip real-estate. 
The layout also emphasises another characteristic of the common-gate design. In order 
to create a negative potential difference between the gate and source terminals, a large 
value capacitor must be included at the end of the short-chcuited resonator stub. This 
element ensures that current flows between the source and drain terminals of the 
PHEMT. The MMIC has dimensions of 1.7 x 1.6 mm^.
With the exception of the comment above, the DC bias is supplied to the PHEMT 
with the usual arrangement of ^  / 4  fines and bypass capacitors. The DC power con­
sumption of the oscillator is 27.1 mW, exactly the same value that is obtained for com­
mon source design.
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Figure 6.20 MMIC layout of the common-gate diode-tuned 
oscillator.
6.4.3 Common-drain diode-tuned oscillator
In general, the common-drain or “reverse channel” oscillator [160] is not popular 
because implementation is difficult and it offers few advantages over the common- 
source configuration. However, it is resistant to source pulling [161]. A schematic of 
the proposed oscillator is given by Figure 6.21.
Diode resonator network
_________________ A_________________
Drain feedback network
________________A______________
4 x 1 0  nm 
PHEMT / 4  
diode
o = -0.4 V o V,, = 1.6V
Osc. IP
300 n
2 x 5 0  |im  
PHEMT
Terminating network
i  Î
> Source feedback 
network
Output
Figure 6.21 Schematic of the common-drain diode-tuned oscillator.
Using the same design techniques as in the previous two sections, the optimised 
input impedance seen at the gate becomes = -  22 -t- 71.35 Q . It is obtained by 
varying the parameters of the series feedback network at the secondary source terminal 
and the shunt feedback network connected to the drain terminal. The reactive compo­
nent of the input impedance is cancelled at 76.5 GHz by the resonator network, which
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has an impedance of Zj^ -  3 -jL 3 5  Q . As shown in Figure 6.22, this results in a 
source output reflection coefficient that has a managed greater than unity at the desired 
centre frequency.
Schematic; Figure A2.8 
Test bench: Figure A2.2(a)
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F igure 6.22 Output reflection coefficient of the common-drain diode- 
tuned oscillator.
The common-drain PHEMT shares many of the same layout, characterisation 
and implementation problems as the common-gate design. There is indeed some con­
cern as to whether or not transformed common-source 5-parameters aie valid for a 
common-drain design. Theoretically, they should be, because the transformation is 
simply a shift in the frame of reference. However, this assumes that the transistor 
remains unchanged in the two configurations. Of course, this is completely impossible 
given that RF access to the source terminals requires a break in the CPW ground 
planes. To reduce this effect, airbridges are positioned on either side of the device and 
as close to the soince terminals as possible. They aie shown clearly in Figure 6.23. The 
layout also shows the shunt feedback network at the drain, where the RF bypass capac­
itor appeal’s as a lai’ge square in the lower right-hand comer of the chip. The terminat­
ing network is realised as a narrow inductive tiansmission line. The dimensions of the 
MMIC are 1.7 x 1.2 mm^.
The DC bias levels for this configuiation aie exactly the same as those presented 
in the two previous sections. As a result, it also has a DC power consumption of 27.1
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Figure 6.23 MMIC layout of the common-drain diode-tuned 
oscillator.
mW. It should be noted that, by maintaining identical DC levels for all three linear 
oscillator designs, the three topologies can be accurately compared in terms of maxi­
mum output power, tuning range and efficiency.
6.4.4 Common-source bias-tuned oscillator
In terms of configuration, this oscillator design is very similar to the one presented in 
Section 6.4.1. It consists of a common-source connected 2 x 50 pm PHEMT and a 
series feedback network realised with two grounded transmission lines. As before, the 
terminating network is connected to the drain and the resonator is connected to the 
source. From this point onwards, the two designs diverge. Where the previous oscilla­
tors have been conceived using linear techniques, the bias-tuned and injection-locked 
devices are designed using the TOPAS^^ model of Chapter 3 and the nonlinear method 
of Section 5.3.1. These two oscillator designs are also intended to form part of an inte­
grated radar based on the proposal advanced in the Section 2.4.1. As such, the designs 
include specific topological considerations.
A schematic of the common-source bias-tuned oscillator is shown in Figure 6.24. 
It consists of the VCO itself and an integrated two-stage common-source buffer ampli­
fier. The combination should give an output power in the vicinity of 12 dBm at 76.5 
GHz. As discussed in Section 2.4.1, the function of the buffer amplifier is to generate 
the required level of output power and to isolate the oscillator from any backwards 
reflections arising from components further down the transmitter chain.
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Figure 6.24 Schematic of the common-source bias-tuned oscillator.
The oscillator design follows the same procedure presented in Section 5.3.1. The 
negative resistance at the gate, or input, is first maximised through a combination of 
adjustments to the series feedback and terminating networks. The resonator section, 
consisting of a large shunt capacitor and a short length of transmission line, is then 
optimised such that the start-up conditions aie met. These results provide a good basis 
from which to refine the oscillator’s closed-loop gain using the harmonic balance simu­
lator. After some adjustments, the final output power for the oscillator becomes 4.3 
dBm at 76.6 GHz. The simulated power spectrum is presented in Figure 6.25. The 
Series harmonic balance simulator also allows the output signal to be plotted in 
the form of a dynamic load line. As shown in Figure 6.26, a dynamic load-line depicts 
the trajectoiy of the output signal as it swings through one full cycle. In order to see it 
in its proper context, the transistor’s DC-IV curves aie overlaid. This plot cleaiiy shows 
that the output signal does not swing below pinch-off or above , exactly as desired. 
The dynamic load-line also illustrates the effects of the PHEMT’s bias-dependent 
behaviour. Were these elements not present, the load line would collapse to its stiaight 
line DC equivalent. By repeating the harmonic balance simulation for different gate 
bias levels, the oscillator was found to have a naiTow tuning range: 300 MHz when V 
is varied between 4-0.1 V and -0.6 V. Above 0.1 V, the output power drops off precipi­
tously and below -0.6 V the start-up conditions are not met.
© Douglas S. McPherson Commercial-in-confidence
234
Schematic: Figure A2.10(b) 
Figuie A2.11 
Test bench: Figure A2.9(b)
-25I
-50I
O
-75
-100
100 150 200 250 300 350 4000 50
Frequency (GHz)
Figure 6.25 Simulated output spectrum for the common-source bias-tuned 
oscillator.
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F igure 6.26 Simulated dynamic load-line for the common-source 
bias-tuned oscillator.
The MMIC layout of the common-source bias-tuned oscillator is shown in Figure
6.27 and it includes the buffer amplifier. This latter element is designed for maximum
gain and uses standard linear amplifier design techniques. In terms of principles and
performance, it is identical to the isolation amplifier that is discussed in Section 6.6.1.
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Figure 6.27 MMIC layout of the common-source bias-tuned oscillator.
Consequently, it will not be reviewed here. It suffices to say that it has 8 dB of gain and 
is matched to 50 Q at both its input and output. The final CPW bend in the buffer out­
put is included so that the oscillator can be connected to a vector modulator, which is 
the next component in the radar’s transmitter chain. The dimensions of the combined 
MMIC are 2.4 x 1.5 mm^.
The total DC power consumption for the circuit is 152 mW, of which 56 mW is 
absorbed by the oscillator and 96 mW is absorbed by the buffer. Given a final output 
power of 12.3 mW, the efficiency for the entire MMIC is approximately 8%. DC bias is 
supplied to the various different points in the circuit using À /4  transmission lines and 
bypass capacitors. To facilitate measurements of this chip, the bias pads are all located 
on the left side of the chip and are spaced evenly.
6.4.5 Common-source injection-locked oscillator
The issue of stability presents a significant challenge for the design of millimetre-wave 
integrated sources. Unlike traditional waveguide-based or lower frequency oscillators, 
they cannot be stabilised by conventional means, such as cavities, dielectric resonators 
or normal PLL techniques. One approach that does offer a simple and inexpensive 
solution is subharmonic injection-locking. It has also produced impressive results 
[158].
Locking a solid-state oscillator to a small, stable injection signal is a well known 
and practical technique for obtaining a stable higher power signal source in the milli-
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Figure 6.28 Schematic of the common-source subharmonically injection-locked 
oscillator.
metre-wave region [162]. The subharmonic injection technique is simply a derivative 
that relies on the nonlinear characteristics of the PHEMT to multiply the input signal to 
the LG frequency. If the injection signal is harmonically related to the oscillator fre­
quency then it can lock it in place. A complete mathematical treatment of the matter is 
provided by Zhang et al. [163] and Daiyoush et at. [164].
As shown in Figure 6.28, the subharmonically injection-locked oscillator pre­
sented here is simply a variant of the free-running version from the previous section. 
The only difference is in the resonator section, which now includes an injection port for 
the input signal and a matching network to transform the impedance seen looking into 
the gate to 50 G. Since this oscillator is intended to lock to the third subhaimonic, the 
injection port is matched to the oscillator input impedance at 25.5 GHz. At the same 
time, the network satisfies the steady-state oscillation condition at 76.5 GHz. The input 
return loss for the injection-port is plotted in Figure 6.29.
With the exception of the benefits derived by the injection locking capability, the 
performance of this oscillator is the same as the free-running version. With its buffer, it 
has an output power of 12.3 dBm at 76.6 GHz and consumes 152 mW of DC power. In 
terms of chip area, it is slightly larger at 2.4 x 1.8 mm^. This increase in size is
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Figure 6.29 Simulateci input return loss for the injection port of the 
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Figure 6.30 MMIC layout of the common-source injection-locked oscillator.
accounted for by the RF pads and impedance transforming network associated with the 
injection port. The layout of the MMIC is shown in Figure 6.30.
6.5 PHEM T mixers
The primary role of mixers in the integrated radar is to downconvert the reflected target 
return signal directly to baseband. In some instances, they are also used to sample the
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RF source frequency for the purposes of driving a PLL. If either of these functions are 
to be integrated with the rest of the radar, the mixer designs must be compatible with 
devices and fabrication processes that are optimised for amplifiers and oscillators. As 
shown by Allam et aL [165], the transconductance profile for a mixer-optimised 
HEMT can vary substantially fr om that of a conventional device.
Essentially, three different mixer types have been reported for use in millimetre- 
wave integrated radar receivers. The most common is a balanced FET-diode mixer 
[166]. This is simply a pair of diodes that are supplied with anti-phase signals through 
an input balun, such as a rat-race coupler. It is populai' because the design techniques 
and nonlinear models are well established and straightforward. Unfortunately, inte­
grated FET-diodes are quite poor at mixing compared to an equivalent discrete compo­
nent. In order to exploit the characteristics for which the FET is designed, two 
alternative mixer topologies have been investigated [167,168]. The first one is a resis­
tive mixer, a device which is known for good intermodulation performance, low LO 
drive requirements and zero DC power consumption [169]. Using a conventional GaAs 
PHEMT process, a W-band version of the circuit has achieved a conversion loss as low 
as 8.5 dB for an LO power of only 0 dBm [167]. By comparison, a balanced diode 
mixer fabricated on the same process gives a conversion loss of 9.5 dB for an LO 
power of 7 dBm. A single balanced resistive mixer has exhibited equally promising 
results, having a conversion loss of 12.8 dB for an Input LO power of 8 dBm [170]. 
The other possible alternative to a diode mixer is the gate mixer. Its main advantage is 
that it can achieve conversion gain instead of loss. Indeed, some W-band examples 
have demonstrated as much as 2.4 dB gain for an LO power as low as 3 dB [171].
In addition to the three mixer configurations used in the receiver, some integrated 
radar transceiver designs require a harmonic mixer as part of the RF source module 
[57]. Its purpose is to downconvert the source output to baseband so that it can be fed 
into a conventional PLL. For this scheme to work, the mixer must be driven by a stable 
subharmonic of the source frequency, possibly from an off-chip DRO. At W-band, 
there have been two designs that have a bearing on integrated radar. The first one, by 
Zirath et al. [172], is a resistive design that involves feeding two PHEMTs in anti­
phase, much like the diode-pair mixers, mentioned in Section 3.5.1. A minimum con­
version loss of about 22 dB was obtained for an LO power of 10 dBm at half the RF 
frequency. For inexpensive W-band radars, a 2nd harmonic mixer is not entirely satis-
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factory, because it still needs at stable 38.25 GHz source. As a result, Shaefer et aL 
[173] have demonstrated an active mixer that is pumped by a tone that is one fifth of 
the RF frequency (15.1 GHz). The MMIC achieves a conversion loss of 18 dB for an 
LO power of only 7 dBm.
In this section, three of the aforementioned mixer topologies have been investi­
gated. They are the resistive mixer, gate mixer and active har monic mixer. The first and 
third topologies are nonlinear designs and use the TOPAS^^^ model of Chapter 3. The 
gate mixer, by comparison, is a linear design based on the PHEMT's measured S -  
parameters. While designing the mixers, the TOPAS™ model exhibited some conver­
gence problems during harmonic balance simulation. These are most noticeable when 
the device is pinched-off under forward drain-source bias with a significant LO 
applied. Since this represents the operating conditions for a gate mixer, both the second 
and third designs are affected. In fact, for the second mixer, the convergence problem 
was so chi'onic that a nonlineai' design became impossible.
6.5,1 Resistive mixer
The resistive mixer is a compaiatively recent configuration, having been first reported 
by Maas in 1987 [169]. It employs a common-source FET that is operated with the gate 
biased near the pinch-off voltage and the drain biased at 0 V. The LO signal is applied 
to the gate and varies the FET’s channel resistance at the LO fr equency. When an RF 
signal is applied to the drain, across this time-varying resistance, the result is an inter­
mixing of the two signals. The IF signal is then filtered out at the drain using a diplexer. 
Since the channel resistance of the FET in this state is only veiy weakly nonlinear, the 
intermodulation levels of the mixer are conespondingly low.
A schematic of the resistive mixer is shown in Figure 6.31. The first objective is 
to design an output diplexer that simultaneously presents a short-circuit at the LO fre­
quency, and both impedance matches and isolates the RF and IF ports. For a W-band 
radai' receiver mixer, several comments aie in order. Firstly, the RF and IF ports can be 
isolating using a veiy simple network consisting of a X ./4  open-circuit stub and an 
equivalent length of transmission line. This presents an open-circuit at the input to the 
IF output branch. Secondly, the LO and RF are at the same frequency. This means that 
it is impossible to present a short-circuit to the drain of the PHEMT and still impedance 
match both the LO and RF inputs. Cleaiiy, a compromise is required and this usually 
comes in the form of poor LO port impedance matching. Having designed the output
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Figure 6.31 Schematic of the single-ended resistive mixer, 
diplexer, the LO can be fed directly into the gate in the hist instance. Following a har­
monic balance simulation, a whole series of adjustments can be made to the circuit in 
order to tiade-off conversion loss, port matching and isolation. There are few, if any 
guidelines for these adjustments.
For this particulai' design, it was decided to emphasise good RF port matching 
and conversion loss at the expense of LO port matching and LO-to-RF isolation. The 
results are shown in Figure 6.32. Compared to previously reported results, the conver­
sion loss is slightly higher at 12,6 dB, for 6 dBm input power. This is directly as a result
Schematic: Figiu'e A2.15(b) 
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Testbench: Figure A2.14(a)
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Figure 6.32 Conversion loss for the single-ended resistive mixer.
of convergence problems with the model. For negative values greater
than 0.6 V, no results could be obtained for input powers greater than -3 dBm. Had this 
been possible, it is believed that the channel resistance would vary over a wider range
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and lead to a lower conversion loss. As for the isolation, which is shown in Figure 6.33, 
it vaiies strongly with LO impedance matching. The LO-to-RF isolation is 8 dB and 
the LO port return loss is 6 dB. Both results correspond to 6 dBm input power. At the 
same input power, the RF port shows good return loss, 16 dB, but poor isolation with 
respect to the LO port, 10 dB.
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Figure 6.33 Simulated isolation and return loss for the single-ended 
resistive mixer.
Although these values of isolation might seem quite low, they are actually fairly 
typical for a W-band resistive PHEMT mixer [167]. There aie several ways in which to 
improve them. The normal approach is to combine two single-ended mixers in a bal­
anced topology, at the expense of chip area and conversion loss. A more compact solu­
tion is to apply feedback to the transistor. A good example of this technique is 
presented by Ang et aL [174]. By using a parallel inductive feedback loop to cancel the 
gate-drain capacitance of the PHEMT, they have increased the LO-to-RF isolation to 
30 dB over a naiTow bandwidth at 60 GHz. Moreover, the conversion loss remains 
unchanged at 10 dB. The input LO power for these results was 10 dBm.
The MMIC realisation of the mixer is quite compact, as the layout of Figuie 6.34 
clearly shows. Its dimensions are 1.1 x 1.0 mm^. From the layout, it is also apparent 
that the drain is not explicitly DC shorted to ground, as it should be. Such a connection 
is impossible to do on-chip because the IF is too close to DC. Since there is no bias 
applied to the drain, no DC power is consumed by the mixer.
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Figure 6.34 MMIC layout of the single-ended resistive mixer.
6.5.2 Gate mixer
An active gate mixer employs the same basic operational principle as a resistive mixer, 
which is to apply an input RF signal to an element that has a periodically time-varying 
characteristic. This induces an intermixing of the signal with the characteristic. How­
ever, unlike the resistive mixer, the FET is operated in its saturation mode with the gate 
biased just above pinch-off. Under such conditions, the FET exhibits maximum varia­
tion in transconductance and minimum variation in gate-drain and gate-source capaci­
tance [175]. If the LO and RF are both applied to the gate of the transistor, the mixer 
can exhibit conversion gain.
A schematic of the gate mixer is shown in Figure 6.35. Since the LO and RF are 
both injected at the transistor gate and are very close to each other in frequency, an in- 
phase power combiner is used as an on-chip diplexer. The input circuit following the 
power combiner is designed to provide a conjugate match at the RF frequency, while
LO  Input o y^, = -0.8 V
300 Q
OF^ = 2.0V
2x50  (xm 
PHEMT
IF Output
%  RF Input
Figure 6.35 Schematic of the single-ended gate mixer.
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presenting a short-circuit to the IF signal. The output matcliing circuit connected to the 
drain is designed to present a large real impedance at the IF frequency, while short- 
circuiting the RF, LO and any undesired harmonic and mixing frequencies [176].
The design procedure for the gate mixer is very similar to the resistive mixer. As 
in the previous section, the first step is to design the output matching network. Since it 
is impossible to match the low IF frequency with on-chip tuning components (due to 
space constraints), the network’s sole remaining puipose is to present a short circuit to 
the LO and its harmonics. Having done this, the next step is to impedance match the 
LO and RF as effectively as possible. This is achieved by,ti*ansforming the 50 Q source 
impedance to the conjugate of the PHEMT’s input impedance with the output matching 
network connected. At the time tliis design was executed only small-signal iS-pai’ame- 
ters were available. Consequently, a shift in input impedance matching is expected 
when a large-signal LO is applied under normal operation conditions.
The small-signal simulation results for the mixer are presented in Figure 6.36. 
The RF and LO return loss aie both 14 dB at 76.5 GHz, which is a definite improve­
ment for the LO over the resistive mixer. The isolation between the RF and LO, at 26 
dB, is also much better. This is passive isolation because it is derived from the in-phase 
coupler and not from the PHEMT. The LO-to-IF isolation of 20 dB is also quite accept­
able. Under small-signal conditions, the mixer was also found to be unconditionally
Schematic: Figure A2.15(c) " 
Figure A2.17 I 
Testbench: FigureA 2.15(a) —
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Figure 6.36 Simulated perfoimance for the single-ended gate mixer.
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Stable across all frequencies. Unfortunately, no conversion loss results are forthcoming. 
As mentioned in the introduction to this section, the harmonic balance simulation sim­
ply would not converge under the applied bias conditions.
The MMIC layout of the gate mixer is shown in Figure 6.37 and has dimensions 
of 1.7 X 1.0 mm^. The purpose of the large capacitor at the IF output is to prevent the 
drain bias from leaking out of the circuit. It should be noted that this capacitor will not 
behave as a perfect short-circuit for frequencies below 1 GHz. Consequently, this 
actual mixer design could not be used in a radar receiver. The capacitor is included 
purely to allow on-wafer probing, without requiring drain bias to be supplied using an 
off-chip bias-tee. The DC power consumed by the MMIC is 18 mW, arising from a 
drain-source bias of 2 V and a drain-source current of 9 mA.
LO
DMCP MIXER II 
UNIS GLASGOW
Figure 6.37 MMIC layout of the single-ended gate mixer.
6.5.3 Subharmonic gate mixer
In many respects, the subharmonic gate mixer is identical to the fundamental gate 
mixer just described. The only difference is that, unlike the fundamental mixer, the 
subharmonic mixer exploits, rather than avoids, the nonlinear transconductance versus 
gate-source voltage characteristic. In so doing, the variation in transconductance will 
contain Fourier components at the harmonic frequencies of the LO. When the RF is 
applied to the time varying channel, a large number of mixing products will be created. 
However, only one of them will fall within the passband of the IF filter. This compo­
nent corresponds to the multiple of the LO frequency that is closest to the RF fre­
quency.
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In order to excite significant higher-order harmonic variations in the transcon­
ductance characteristic, a large input LO power must be applied to the gate. The signal 
swing must drive the transistor below pinch-off and above its transconductance peak, 
shown in Figure 3.15. From the theoretical investigation of Schaefer et al. [173], it 
appeal’s as if the 3rd LO harmonic is optimal for subhaimonic gate mixing using a 0.12 
jam PHEMT. This is the starting point for the present subhaimonic mixer design, which 
is illustrated by the schematic of Figure 6.38.
Y LO Input
= 3 .0 V
RF Input 2x50 |xm 
PHEMT
Figure 6.38 Schematic of the subhaimonic gate mixer.
IF Output
The design procedure for the subhaimonic mixer is the same as the one employed 
for the previous two mixers. It staits with the output matching network, which must 
present short circuits to as many harmonics of the LO as possible. For the present 
design, only the LO and its third harmonic are shorted out. To accommodate any addi­
tional haimonics would require an unacceptably large network that would only result in 
a modest improvement in performance. The output matching network consists of a 
short-circuit stub, a length of transmission line and a CPW spiral inductor. The S -  
parameters for this latter element aie derived from the measurements of an identical 
test structure. Like the resistive mixer, the design of the input matching network 
requires that some compromises be made. Without using an unrealistic amount of chip 
area, it is simply not possible to conjugately match both the LO and RF ports, and keep 
them well isolated at the same time. The resulting input matching network consists of a 
T-junction, a low-pass LO feed network and a high-pass RF feed network.
Figure 6.39 shows the simulated IF output spectrum for the subharmonic gate 
mixer, for the bias point of = 3 V and -  -0 .6  V, an LO of 7 dBm at 25 GHz 
and an RF of -50 dBm at 76.5 GHz. It should be noted that these conditions aie not
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F igure 6.39 Simulated IF output spectiTim for the subhamionic gate mixer 
(without filtering).
exactly in agreement with the ones suggested previously for subhaimonic mixers. It 
would have been preferable to simulate the circuit with slightly lower values of 
and y  , and a slightly higher input LO power. Unfortunately, convergence problems 
with the harmonic balance simulator made this impossible. The IF output specU’um 
shows the main inputs, f^Q  and along with the mixing products; the most notable 
being f j p  = f p p  -  ' i fpo  • shown in Figure 6.40, this results in a conversion loss of 
12 dB at 76.5 GHz. Under the same conditions, tlie mixer exhibits an LO return loss of 
3 dB, an RF return loss of 10 dB, and an RF-to-LO isolation of 8 dB, These results aie 
also plotted as a function of RF input frequency in Figure 6.41. The present design 
does not represent the optimal performance for the subhaimonic gate mixer. As a result 
of the convergence problems, it is very difficult to carry out either automated or manual 
refinements to the design. This occurs because the numerical solver may fail to con­
verge with only a slight alteration to a tiansmission line length or bias setting.
The MMIC layout of the chip is shown in Figure 6.42, having dimensions of 2 x
1.5 mm^. Its total DC power consumption is 57 mW, aiising from a drain-source bias 
voltage of 3 V and a drain-source cuiTent of 19 mA. This is slightly higher than 
expected because the gate-source voltage of -0.6 V is not as low as desired.
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Figure 6.40 Simulated conversion loss versus frequency for the 
subharmonic gate mixer.
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Figure 6.41 Simulated return loss and isolation versus frequency for the 
subharmonic gate mixer.
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Figure 6.42 MMIC layout of the subharmonic gate mixer.
6 .6  Amplifiers
As new developments unfold in GaAs material processing, E-beam lithography, device 
modelling and electromagnetic analysis, amplifier designs are among the first MMICs 
to exploit the benefits. This has led to a steady advance in performance since the first 
GaAs W-band MMIC amplifier was reported in 1990 [177]. The literature of the last 
decade contains countless “state-of-the-art” circuits, many of which achieve records for 
ultra-low noise figure, efficiency, size and output power. In spite of these achievements, 
almost all of the designs share the same conventional circuit topology: a cascade of 
common-source connected PHEMT gain stages that are impedance matched using dis­
tributed transmission line elements. The design techniques are equally well-established 
with LNA’s being source-matched for minimum noise figure and PA’s being load- 
matched for maximum output power.
Given that most of the investigative design work has already been done in this 
area, the avenues for further research are fairly limited. In the recent past, Huang et al. 
[178] have demonstrated a corporately fed 94 GHz power amplifier having 300 mW 
output power. This 2-stage PA also exhibits 8 dB linear gain with 10.6% peak power- 
added efficiency. In terms of low-noise performance, the most prominent results were 
reported by Tu et al. [179] on a 4-stage 92 GHz ENA. Their MMIC exhibits a mini­
mum noise figure of 3.5 dB with 23.0 dB gain. Although these results are quite impres­
sive, they are more the product of concentrated process development efforts, rather
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than novel circuit design. The one major exception to this is the work hy Tessmann et 
al. [180] on novel high-gain cascode MMICs. In order to stabilise the cascode gain 
block, they have realised an interstage network between the common-source and the 
common-gate PHEMTs. Consequently, they have demonstrated a 94 GHz 4-stage 
amplifier having over 40-dB gain.
The two amplifiers described in this section do not aspire to the performance lev­
els discussed above. In terms of power gain and output power, they aie limited hy the 
University of Glasgow process, which is designed for neither characteristic. Nonethe­
less, for the automotive radar application, it is perfectly adequate. The first amplifier is 
a simple 2-stage linear design and is intended to be used as part of the radai' receiver 
MMIC of Section 6.7.2. Having said this, the design techniques employed and the per­
formance achieved aie virtually identical to the buffer amplifier mentioned in Section 
6.4.4. The second design is a 3-stage power ampHfier. It is conceived using nonhnear 
techniques, including a simulated load-pull to determine the optimum load impedance 
for maximum output power. Both designs employ the TOPAS^^ model of Chapter 3.
6.6.1 Two-stage isolation amplifier
This is veiy much a conventional maximum gain amplifier design produced using 
standard techniques [149]. In addition to providing gain, it’s puipose is to isolate com­
ponents within the integrated MMIC radar. This latter requirement is imposed by the 
small, but non-negligible time-varying input/output impedance of the vector modula­
tors. If such variations are present at the output of the oscillator or at the input of the 
receiver mixer, source-pulling or parasitic amplitude modulation may result.
The principal design goal of the linear maximum gain amplifier is simple: simul­
taneously conjugately impedance match the inputs and outputs of the gain blocks. In 
the present case, the amplifier consists of two gain blocks, both of which are biased at 
= -0.3 V and = 2 V. From microwave transistor amplifier theory, the result­
ing ^'-parameters can be converted to a maximum available gain and a corre­
sponding pair of optimal source and load reflection coefficients and ). When
the input and output ports of the gain block are presented with these reflection coeffi­
cients, and provided neither one exhibits a negative real impedance, the stage will man­
ifest its maximum gain. In the present design, the required reflection coefficients are as 
follows: = 0.79Z-165° and = 0.72Z 156°. When applied, each amplifier
stage should achieve a gain of G^^j^ = 6dB at 76.5 GHz. Having established the
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required reflection coefficients, thiee matching networks were designed. The flist one, 
the input matching network, transforms the 50 Ü source impedance to F The sec­
ond, or interstage matching network transforms F of the first stage to of the 
second stage. Since the underlying assumption for a maximum gain amplifier is that its 
gain blocks are simultaneously conjugately impedance matched, F must equal the 
conjugate of F^j^^. Finally, the output matching network ti*ansforms F of  the sec­
ond stage to the 50 O load impedance. All thiee networks are realised using a combina­
tion of series MIM capacitors, tiansmission lines and open-cncuit stubs.
The simulated performance for the isolation amplifier and the oscillator buffer 
amplifier is given by Figure 6.43. Strictly speaking, there are some variations in the 
simulated results for the two amplifiers, due to their topological differences. However, 
they aie very minor because both circuits are biased at the same levels and have similar 
impedance matching networks, designed to present the same reflection coefficients to 
their respective gain blocks. From the simulated results, it is apparent that the 6 dB gain 
per stage is not achieved because the total gain of the amplifier is only 8 dB. This is 
purely as a result of losses in the distributed matching networks. The isolation of both 
amplifiers is approximately 29 dB and is sufficient to suppress any backwai'ds reflec­
tions that might affect the performance of other subcircuits within the integrated 
MMIC radar.
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Figure 6.43 Simulated small-signal performance of the isolation and 
oscillator buffer amplifiers.
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The layout of the isolation amplifier is shown in Figure 6.44. The topology has 
been deliberately meandered so that it will be compatible with other components in the 
multifunctional MMIC of Section 6.7.2. As a separate chip, it occupies an area of 1.7 x 
1.4 mm^ and consumes 96 mW. This is identical to the oscillator buffer amplifier and is 
the result of two drain-source power supplies delivering 24 mA of current at a 2 V bias
level.
Output
SURREY/GLASGO on ISOAMP
Input
Figure 6.44 MMIC layout of the two-stage isolation amplifier.
6.6.2 Three-stage power amplifier
The design criteria for a power amplifier is different from that of a small-signal ampli­
fier because the output RF signal swing is appreciable compared to the applied DC bias 
levels. Since the transistor’s parameters are level-dependent, they will vary during an 
RF cycle, and consequently, the linear-design approach of conjugately matching the 
transistor for a fixed bias point will not guarantee maximum output power.
The solution is to maximise the output RF signal swing, without being overly 
concerned about the output impedance matching between the transistor and the load. 
Referring to elementary circuit theory, for any given RF source having a finite output 
impedance, there is a corresponding optimal load impedance. For maximum output 
power, the two impedances must be conjugates of each other. Since the output imped­
ance of a nonlinear FET operated under large-signal conditions varies during the RF 
cycle, this basic principle is impossible to apply explicitly. Instead, the customary tech­
nique is to present the unknown device with a load that can be swept over the entire 
range of realisable load reflection coefficients and to measure the output power at each
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point. Visually, the results are best presented by plotting contours of constant output 
power on a Smith Chart. This is known as the load-pull technique.
When a large-signal RF input is applied to a device that exhibits nonlinear behav­
iour, harmonics will be excited at the output and they must be taken into consideration 
when determining the optimal load reflection coefficient (F^). Under normal operating 
conditions, the harmonics are usually shorted to ground by a bandpass filter centred at 
the fundamental frequency. The simulated load-pull tuner must manifest the same char­
acteristics.
The simulated load-pull results for the University of Glasgow 2 x 50 pm PHEMT 
are shown in Figure 6.45. The transistor is biased at V = -0.3 V and = 2 V 
with an RF input power of 6 dBm. According to the simulation, the optimum value of 
is 0.57Z162®. This corresponds to a load impedance of = 14 -t- y7.5 Q and 
gives a maximum output power of 8.7 dBm. Having determined the optimum load 
reflection coefficient, the optimal source reflection coefficient, F j , is found by taking
SchemEtfic: Figure A2.20(b) 
Test bench: Figure A2.20(a)
Figure 6.45 Simulated load-pull results for a University of Glasgow 2 x 50 pm 
PHEMT.
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the conjugate of the input reflection coefficient, , when the tiansistor is terminated 
by . Strictly speaking, for the amplifier to develop its absolute maximum output 
power, the source impedance should be subjected to a separate source-pull. However, 
as soon as the source impedance is changed, the results of the original load-pull 
become invalid. One way to proceed is iteratively (i.e. continuously repeating the load- 
pull and source- pull using the update impedances until the results converge). As it 
turns out, this technique will yield very little improvement compared to simply taking 
r ^  to be the conjugate of the new T . For the University of Glasgow PHEMT, the 
“optimal” input reflection coefficient is 0.73Z169®.
The results of the load-pull simulation can now be used in the formal design pro­
cedure for the complete power amplifier. This particular design is intended to be the 
final component in the software radai* transmitter MMIC of Section 6.7.1. Since the 
softwai'e transmitter includes a vector modulator, the power amplifier has three stages 
to compensate for the additional losses it introduces. The schematic for the circuit is 
shown in Figure 6.46, in three parts. The first two stages are produced using the same
OV,,; = -0.3V
[JU 2x50 urn
V 4 n  T  ™  v H  w
Input n  M  To stage 2
(a)
o Vgsz = -0-3 V Q%,c, = 2V
From 
stage 1
2x50 nm 
PHEMT X JA
To stage 3
(b)
\ / 4
V ^  =  4 ) . 3 V
From 
stage 2
2 x 5 0  nm
PHEMT X J 4
CZHHZDqi HZzÆ zzHHzZ1-o
n n  n  Output
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Figure 6.46 Schematic of the three-stage power amplifier: (a) first stage,
(b) second stage, and (c) third stage.
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linear amplifier design techniques that are applied in Section 6.6.1, even though the 
output signal swing of the second stage can no longer be classified as small-signal. 
This is not a major issue because the second stage is biased for minimum distortion 
(Class-A) and the swing is not so great that it can induce a significant level-dependent 
response. Since the PHEMTs are biased at the same level as before, the optimum 
source and load reflection coefficients are identical to those given in Section 6.6,1. The 
third stage, on the other hand, is designed using the reflection coefficients generated by 
the load-pull procedure.
After designing the matching networks required to present the correct imped­
ances to each stage, a harmonic balance simulation is performed on the entire circuit. 
This results in the spectrum of Figure 6.47, and indicates an output power of 8.3 dBm 
for an input power of -4  dBm at 76.5 GHz. It is also possible to simulate the amplifier’s
20
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Figure 6.47 Simulated output spectrum for the three-stage power amplifier.
frequency response under its intended high-power operating conditions. This is 
achieved using the large-signal 5"-pai'ameter simulation facility on Series Basi­
cally, this simulator invokes the harmonic balance engine and produces exactly the 
same results. However, it simplifies the procedure for two-port networks by alternating 
the source and load between the input and output ports automatically. The laige-signal 
frequency-dependent 5-pai*ameters for the power amplifier are plotted in Figure 6.48, 
and based on a gain of 12.3 dB, agree with the output power spectrum. From the simu-
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Figure 6.48 Simulated large-signal performance of the three-stage power 
amplifier.
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Figure 6.49 MMIC layout of the three-stage power amplifier.
lations, the input and output return losses are 28 dB and 16 dB, respectively. The latter 
result is quite satisfactory, given that the output stage is designed for maximum output 
power and not minimum VSWR.
The layout for this power amplifier, shown in Figure 6.49, is rather unusual 
because, like the isolation amplifier, it is meandered. Once again, the choice of topol-
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ogy is stipulated by the requirement that it be integrable with other circuits in the final 
MMIC of Section 6.7.1. The dimensions of the circuit are 2.3 x 1.4 mm^ and it con­
sumes 144 mW of DC power. This gives an efficiency of 4.4%.
6.7 M ulti-functional chips
The attractiveness of the software radar architecture presented in this work is based on 
the assumption that it can be implemented as a single integrated millimetre-wave cir­
cuit. Although it is theoretically possible to implement the architecture using hybrid 
assembUes or conventional waveguide, the added expense and complexity of including 
vector modulators in such schemes makes it appeal' unappealing. By comparison, if the 
two vector modulators form part of a fully integrated MMIC, they can be incorporated 
seamlessly. This proposition, however, requires careful consideration because the new 
circuits consume real-estate and impose constraints on the overall layout of the chip. 
The purpose of this final section is to illustrate these issues and to show how vector 
modulators can be integrated with other ckcuits to foim multi-functional MMICs. This 
is achieved by presenting three chcuit designs. The first two demonstrate the integra­
tion of the transmit and receive functions for the software radar, and are implemented 
using individual MMICs, drawn from the previous sections in this chapter. The third 
design is based on the NTU 0.25 pm gate-length PHEMT process and the push-pull (I- 
Q) vector modulator discussed in Section 4.6.5. The design integrates all of the soft- 
wai'e radar’s RF front-end functions on a single chip, including the tiansmit and receive 
antennas.
6.7.1 Software radar transmitter
The W-band softwaie radar transmitter MMIC is composed of thiee separate RF com­
ponents, namely a subharmonically injection-locked oscillator, I-Q  (push-pull) vector 
modulator and 3-stage power amplifier. They conespond to the circuits discussed in 
Sections 6.4.5, 4.6.3 and 6.6.2, respectively. The purpose of this design is to demon­
strate that it is possible to generate a stable on-chip W-band CW signal, modulate it and 
amplify it to a practical output power level. A schematic diagram of the chip is given 
by Figure 6.50, along with the nominal signal power levels. The values are derived 
from the simulated results of the aforementioned sections.
Introducing I-Q  (push-pull) vector modulators into the transm itter MMIC 
requires a significant adjustment to the way in which the other circuits aie laid out.
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Figure 6.50 Schematic of the softwaie radar transmitter MMIC.
There aie two reasons for this. Firstly, the length and width of the vector modulators 
are fixed. Unhke an amplifier or oscillator, it contains no straight lengths of transmis­
sion line that can be meandered, so as to alter its outer dimensions. Since it cannot be 
ananged into a different shape, the other components on the chip must be reshaped to 
fit around it. Secondly, if both a conventional amplifier and the vector modulator aie 
aiTanged, such that their input ports are on the left and their output ports are on the 
right, the gates of the PHEMTs in the vector modulator will be at right-angles to the 
gates in the amphfier. Since the E-beam writer is scanned in one direction only, one set 
of devices in the MMIC will be defined by transverse passes of the beam. As men­
tioned in Section 6.3.1, this should be avoided because the reproducibility, perform­
ance and reliability of the resulting PHEMTs will be affected. A similai' problem aiises 
when integrating the oscillator.
The solution to the dilemma is shown in the layout of Figure 6.51. By stacking 
the individual circuits on top of one another, the gates of the PHEMTs can all be ori­
ented in a common direction. Unfortunately, this vertical arrangement imposes awk­
ward topological restrictions on the oscillator and the power amplifier. Both circuits 
must be confined to a section of the chip that has the same width as the vector modula­
tor and is as short as possible. This can only be achieved by meandering the tiansmis­
sion lines in the circuits, and explains why the power amplifier of Section 6.6.2 has 
such an unusual appeaiance. The overall dimensions of the tiansmitter chip aie 2.6 x
4.5 mm^.
DC bias is supplied to the active circuits in the MMIC via two arrays of pads 
located at the left and right edges of the chip. The centre-to-centre pad spacing for the 
aiTays aie 150 (im and conespond to the pitch of the first probe card described in Sec­
tion 3.5.4. The layout also includes a facility to use these cards for injecting the modu-
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Figure 6.51 MMIC layout of the transmitter chip, 
lation signals, even though the vector modulator pads are located centrally. By 
connecting the central pads to two pairs of “double” pads at the chip’s edges with bond 
wires, it is possible to completely characterise the MMIC using on-wafer techniques. 
The total DC power consumption of the transmitter chip is 296 mW, which is simply 
the sum of the power absorbed by the amplifier, oscillator and buffer.
6.7.2 Software radar receiver
Strictly speaking, this circuit is not a receiver in the conventional sense. For it to be so, 
it would have to accept a modulated input signal and downconvert it to baseband. 
Unless the transmitter source is located on the same chip as the receiver, such a propo­
sition would be very difficult to realise. It would involve making some sort of off-chip 
interconnection between the source on the transmitter and the source on the receiver.
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Without it, the sources would not be coherent and the resulting IF output from the 
receiver would be meaningless. The approach adopted here is to test the same compo­
nents that would form part of an integrated software radar, only in a slightly different 
configuration as given by the schematic in Figure 6.52.
I  /  Isolation Receiver
amplifier mixer
-6 dBm -19 dBm5 dBm Vector
Modulator
Input OuputA -14 dBm
buffer
6 dBm
Figure 6.52 Schematic of the softwaie radar receiver MMIC,
The basic idea of the receiver MMIC is to modulate an injected 76.5 GHz LO 
signal and downconvert it to baseband. By doing so, it should be possible to analyse the 
the applied modulation in the time-domain and assess the effects of distortion intro­
duced by the receiver components. To ensure coherence between the carrier of the 
modulated signal and the LO of the receiver mixer, they aie both derived from the same 
input. This is achieved by splitting off some of the input signal power, amplifying it 
and applying it to the mixer’s LO input. The LO input is intended to come from a 
medium power stabilised source, such as a cavity stabilised Gunn diode. The compo­
nents for this receiver have all been reviewed previously. They include the vector mod­
ulator from Section 4.6.3, the isolation amplifier from Section 6.6.1 and the resistive 
mixer from Section 6.5.1. The nominal power levels for the MMIC are derived from 
the simulated results of the individual circuits.
The inclusion of an I-Q  (push-pull) vector modulator in the receiver has a similar 
influence on the layout of its components as it does on those of the transmitter. As 
shown in Figure 6.53, the main component affected is the isolation amplifier in the 
upper right-hand comer of the chip. In order to confine it to this corner, it must be 
meandered in the same way as the power amplifier in the transmitter. The overall 
dimensions of the chip aie 3.3 x 3.3 mm^.
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Figure 6.53 MMIC layout of the receiver chip.
The DC bias for the individual components in the receiver is supplied using the 
same techniques as the transmitter. In order to ensure that the resistive mixer is oper­
ated in the linear region, its IF output port must be DC coupled to ground using an off- 
chip bias-T. The total DC power consumption of the receiver chip is 144 mW and cor­
responds to 96 mW absorbed by the isolation amplifier and 48 mW absorbed by the 
buffer amplifier.
6.7.3 Software radar transceiver
The final circuit design in this section is a completely integrated W-band software radar 
front-end. It is the first MMIC transceiver to be capable of performing analogue signal 
processing directly at the carrier frequency in both the transmit and receive channels. 
As shown in the schematic of Figure 6.54, it includes an RF source, two vector modu­
lators, two isolation amplifiers, a receiver mixer and two antennas. All of the circuits 
are based on the NTU 0.25 pm gate-length PHEMT process, which has a predicted
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Figure 6.54 Schematic of the softwaie radar MMIC.
/ max 140 GHz [181]. Although this value may appear adequate for the present 
application, it is in fact far too low to permit the realisation of a practical radar tran- 
sciever. For example, the isolation amplifiers achieve a gain of under 2 dB at 76.5 GHz. 
To add any further amplification would be a waste of DC power and chip area. Unfortu­
nately, without it, the range of the radar is likely to be no more than a few centimetres.
In spite of the limitations set by the process, the MMIC still demonstrates all of 
the essential features of the new softwaie radar*. Its design also incorporates two novel 
components, namely a balanced oscillator and a resistive mixer employing parallel 
feedback. The first component consists of two separate oscillators coupled together in 
anti-phase using an appropriately selected length of transmission line. Its underlying 
principles are explained by Ang et al. [182]. The main reason for selecting this topol­
ogy is that it offers a way of increasing the output source power above that of a single 
oscillator. This is vital because the 0.25 pm PHEMT cannot generate very much RF 
output power at W-band. The second novel component, a resistive mixer, uses a cou­
pled-line parallel feedback network to improve the LO-to-RF isolation. This circuit 
applies the same principles as discussed in Section 6.5.1, and at 76.5 GHz, achieves a 
small-signal isolation of 23 dB and an LO/RF port matching better than 17 dB.
The remaining circuits in the MMIC have either already been discussed or are 
fairly conventional in design and function. The vector modulators, which fall into the 
former category, are reviewed in Section 4.6.5 and are based on the push-pull (I-Q) 
topology. The reason for choosing this design over the others is that it occupies the 
smallest amount of chip area and does not strictly requhe compensated reflective termi­
nations. The isolation amplifiers are included in the design as a means of suppressing
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some of the backwards reflections in the MMIC. Since they offer only 1.6 dB gain at
76.5 GHz, they are fairly ineffective as amplifiers. The patch antennas are quite crude 
as well. They have a gain of 5 dBi and are matched to the vector modulators using a 
pair of CPW-like slots.
The layout of the final MMIC is shown in Figure 6.55 and it has dimensions of 
2.9 X 3.3 mm^. Unlike the previous two chips, this circuit cannot be measured using 
on-wafer probing techniques, because its DC pads are widely dispersed across the chip. 
Moreover, if there is to be any significant coupling of the signal from transmitter to 
receiver, it would not be desirable to bring large probe cards too close to the chip. This 
problem can be resolved by mounting the entire radar in a jig, where all of the pads are 
contacted by wirebonded to external strip capacitors. To measure the chip, a small 
reflecting plate must be raised and lowered above it. If the modulation bandwidth is 
made sufficiently wide, it should be possible to correlate the height of the metal plate
Transmitter 
vector modulator
 1----------
Transmitter
Antenna
LO input
Receiver
mixer
IF output
Isolation
amplifier
Balanced
Oscillator
Receiver
Antenna
Isolation
amplifier
Receiver 
vector modulator
Figure 6.55 MMIC layout of the software radar chip.
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with the output IF signal. Such an arrangement will also present the opportunity to 
investigate the performance of different modulation fonnats, albeit under relatively ide­
alised conditions. As a first attempt, this software radar chip may prove very useful as a 
prototype for futuie designs. The DC power consumption of this radar is approximately 
120 mW. It is quite low because the entire chip contains only 4 active devices.
6.8 Summary
The main purpose of this chapter was to present a series of MMICs that could form the 
basis of a W-band integiated automotive collision avoidance radai*. It has also reviewed 
the published reseai'ch in the area and elaborated on many issues relevant to specific 
circuits. Table 6.1 gives a brief summary of the MMICs discussed in this chapter in 
terms of DC power requirements, chip area and critical simulation results. Before con­
cluding, some final comments are in order.
Active circulators offer the promise of reducing the amount of chip area required 
for an integiated radar, by eliminating the need for sepaiate transmit and receive anten­
nas. At present, the most pressing concern is their inadequate isolation. At 32 dB, the 
transmitter leakage component will be much larger than the received signal for most 
target ranges. Unless the reverse isolation can be improved to at least 60 dB, their 
incorporation in an integrated radar will remain open to question. Fundamental mode 
integrated radar* sour ces also offer the promise of reduced chip area because they do not 
require frequency multipliers. Five different fundamental mode oscillator configura­
tions have been presented in this chapter, using both linear* and nonlinear* design tech­
niques. By realising the set using identical active devices, a comprehensive comparison 
is possible. There is a strong consensus among developers of integrated millimetre- 
wave MMIC radars, that mixers based on three-terminal devices offer superior per­
formance over conventional PHEMT-diode equivalents. To this end, three mixers have 
been designed and they have all raised certain issues. The most prominent of these is 
the question of LO-to-RF isolation, which was confirmed to be quite poor, particularly 
for the resistive mixer. The two amplifiers that were presented in this chapter* are prima­
rily supporting components for* the multi-functional chips. Nevertheless, the power 
amplifier does illustrate the usefulness of nonlinear* design techniques for* optimising 
output power*. Finally, the multi-functional MMIC chips demonstrated how to integrate
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Table 6.1: Summary of W-band radar MMICs.
Circuit DC Power (mW)
Size
(mm^) Comments
Circulators
Three-way ring 126 2.6 X 1.9 IS = 34 dB, IL = 4.2 dB
Two-way phase-splitting 800 2.0 X 2.5 IS = 28dB,IL= IdB
Two-way phase delaying 168 1.5 X 1.6 IS = 22dB,IL = 2dB
VCOs
Common-source diode-tuned 27.1 1.9 X 1.2 Max. output power
Common-gate diode-tuned 27.1 1.7 X 1.6 Max. tuning bandwidth
Common-drain diode-tuned 27.1 1.7 X 1.2 Min. source pulling
Common-source bias-tuned 152 2.4 X 1.5 OP pwr = 12.3 dBm
Common-source in). locked 152 2.4 X 1.8 OP pwr = 12.3 dBm
Mixers
Resistive 0.00 1.1 X LO CL = 12.6 dB, IS = 10 dB
Gate 18.0 1.7 X 1.0 IS = 26 dB
Subharmonic 57.0 2.0 X 1.5 CL = 12 dB, IS = 8 dB
Amplifiers
Two-stage isolation 96.0 1.7 X 1.4 G = 8dB
Three-stage power 144 2.3 X 1.4 G = 12.3 dB, Pwr 8.3 dBm
Multi-fimctional MMICs
Software Transmitter 296 2.6 X 4.5 VCO, VM and PA
Software Receiver 144 3.3 X 3.3 VM, Iso A. and Mix.
Software Transceiver 120 2.9 X 3.3 VM, Bal. Osc, Mix, Iso. A.
IS = Isolation, IL = Insertion loss, OP pwr = Output power, CL = Conversion loss, G = Gain, Iso.
A. = Isolation Amplifier, Bal, Osc = Balanced Oscillator.
vector modulators with other circuit functions. This is critical if a software radar is to 
be a viable architecture.
On the basis of the work presented, there are several final points worth emphasis­
ing. Firstly, a nonlinear* model is a fundamental prerequisite for executing accurate W- 
band designs. Although it is always possible to design large-signal circuits using small- 
signal ^-parameters or linear models, the process is quite approximate. Moreover, it 
does not allow the designer to assess the circuit’s perfor*mance under the intended oper­
ating conditions. The second point concerns convergence problems with the harmonic
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balance simulator. This occurs because the simulation engine cannot find a consistent 
set of voltage levels at all of the nodes in the circuit for the given stimuli. It is particu­
larly common for mixers, because they require a solution that applies not only to the 
fundamental stimuli, but to the harmonics and mixing terms as well. Part of the reason 
why these convergence problems aie so acute at W-band is because most of the compo­
nents are uiuepresentative at harmonic numbers above 3 or 4. At such frequencies, pas­
sive components suffer from uncharacterised multi-mo ding and nonlinear device 
models become over-extrapolated. This issue could be resolved by extending all of the 
modelling and verification up to 140 GHz.
All of the circuits presented in this chapter have been fully designed, laid out and 
submitted to foundries. With the information presented here, it should be possible to 
characterise all of them and to draw substantive conclusions regarding which circuits 
are the most suitable for the 76,5 GHz integrated automotive software radai* applica­
tion.
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CHAPTER 7; Conclusion
7.1 Summary
Automotive sensors based on millimetre-wave radar* techniques promise good perform­
ance and reliability in all-weather* conditions, and when combined with on-board 
processing, offer the potential for* fully assisted driving. By authorising 76-77 GHz for 
this application, spectr*um licensing agencies have opened up a new frequency band for 
commercial exploitation. Compared to lower frequencies, the millimetre-wave portion 
of the spectrum has the advantages of lower* congestion and shorter* wavelengths. This 
allows radar to operate without fear* of interference from other* RF systems and to 
remain unobtrusive. At present, the challenge facing manufacturers is to develop vol­
ume production models that are cheap enough to be incorporated as a standard feature 
on all new cars.
In response to these new opportunities, automotive and millimetre-wave systems 
manufacturers have invested heavily towards developing new radar* prototypes. Among 
the most successful new entrants are hybrids based on the split-block and flip-chip 
bonding techniques. Both approaches now make it possible to manufacture commer­
cially viable systems for* luxury car* models and fleet veMcles. To extend the uptake to 
include a wider range of users, unit costs must be reduced even further*. This has led 
many leading manufacturers to explore volume production strategies based on MMIC 
fabrication technology. The advantages of this approach are well known: low unit cost, 
reduced post-production assembly, minimal parasitics and high performance. There is 
also a wealth of experience in the area of millimetre-wave integrated circuits because it 
is the prefeiTed technique for developing advanced military radar* systems. However, 
for* the notion of a cheap MMIC radar to become reality, refinement of the existing 
technology is required. In particular, manufacturers must dr amatically increase fabrica­
tion throughput, improve yield and reduce their dependence on operator* skills.
The first integrated radar prototypes have been strictly limited to FMCW and 
FSK, mainly because these are simple modes to implement. By doing so, the develop­
ers have precluded the possibility of employing optimal signalling waveforms, which 
could improve the radar’s maximum detection range, increase its resolution and reduce 
its susceptibility to interference. If two identical 76.5 GHz vector modulators were to 
be incorporating in the basic integrated radar, existing MMIC designs would be able to
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generate and detect aibitiaiy phase/amplitude modulated waveforms. With fast base­
band waveform generators and flexible DSP-based receivers, the signalling format 
could then be adapted in real-time, without requiring any hardware reconfiguration. 
Moreover, this direct-conversion “software radar” architecture does not prohibit the 
continued use of FMCW or FSK, if they are called for.
To illustrate and support these claims, a detailed assessment of the software radar 
was presented. It began by reviewing the concepts applicable to ACC systems, and then 
proceeded to demonstrate how a softwar e radar* could employ any of the signalling 
waveforms cuiTently in use. For* each one of these modes, examples were given to show 
the mathematical relationship between the sample rate of the modulating signals and 
the resulting range resolution. These examples clearly indicated that a practical soft­
ware radar* must contain an arbitrary waveform generator with a sample rate of at least 
300 MHz. Although this might seem quite high, it has also been shown that an inexpen­
sive, low-power unit could be built using conventional CMOS components. To com­
plete the assessment of the software radar* concept, an RF link budget and DC power 
calculation were presented. Using typical perfomiance data for 76.5 GHz MMICs, the 
softwar e radar was found to have a maximum detection range of 66 m given a transmit 
power* of 8.8 dBm. In the course of this calculation, it was concluded that more output 
power was required in order to improve the range. A value of 18 dBm was recom­
mended.
The design and fabrication of W-band MMICs is a rapidly expanding business 
with applications in both radar and communications. To fully appreciate the specialised 
techniques and equipment involved, a thorough sur*vey of the subject was presented. It 
included some of the latest software design tools, millimetre-wave instruments and 
measurement techniques. The survey also documented tire extraction of a large-signal 
TOPAS™ model, and stressed the importance of nonlinear design techniques as a 
means of accurately predicting circuit performance.
Vector* modulators ar e an essential component of the integrated softwar e radar 
concept. Without them, conventional upconversron must be used, and this introduces 
distortion, increases the number of components required and consumes expensive chip 
area. In short, much of the software radar’s appeal is lost. Consequently, a major contri­
bution of this work was its in-depth study of three W-band vector* modulator* topolo­
gies. For each one, a fully generalised 5-parameter* analysis and simulation was
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presented. The final results indicated maximum circle insertion losses of 16.5 dB, 15.4 
dB and 14.9 dB for the I-Q  (push-pull), balanced (I-Q) and push-pull (I-Q) designs, 
respectively. Based on the analysis, the discrepancy between these values and the theo­
retical 6 dB minimum was attributed to imperfections in the couplers and practical lim­
itations of the variable resistive elements. With better couplers and suitably designed 
PHEMT devices, the performance of the vector modulators could be substantially 
improved.
Following the analysis and simulation, the focus of the vector modulator study 
shifted to implementation and measurement matters. To expose the true uncalibrated 
performance of the circuit, a new automated testing procedure was developed. It 
involved sweeping the modulation inputs over a fine grid and plotting the response for 
each individual state. By storing the complete set of measurements in a database, a 
simple computer program could then be used to extract specific modulation sequences. 
The vector modulator study was concluded by presenting five completed designs based 
on the newly developed principles. Of these, two I-Q  (push-pull) designs were fabri­
cated and tested. The first one was designed for 76.5 GHz using the Marconi Caswell 
Ltd. H40 process and exhibited a maximum circle insertion loss of 16.5 dB, an input 
return loss of 15 dB and an output return loss of 8 dB. Additional measurements dem­
onstrated the circuit’s ability to generate FMCW, 64-QAM and SSFT modulation 
spectra. The second circuit was designed for future software-transniitter applications at 
110 GHz using the EONCOM Ltd. 0,25 p,m gate length process. To date, this repre­
sents the highest reported caixier frequency for a direct-conversion modulator. Ignoring 
the shift in the constellation, the maximum circle insertion loss for the circuit was 20 
dB, It also exhibited a worst-case input return loss of 8 dB and a worst-case output 
return loss of 11 dB, for all states. In addition to these two fabricated MMICs, three 
other designs were presented based on the University of Glasgow and NTU PHEMT 
processes.
Many of the current or proposed integrated radars employ frequency multiplied 
RF sources, even though they are known to suffer from poor phase noise performance 
and low efficiency. The decision to use them at this time is heavily influenced by the 
fact that longer gate-length processes (i.e. 0.25 pm) are more readily available, and due 
to developments in UV photolithography, are poised to become much cheaper. Since 
these devices are barely able to support fundamental mode oscillation at 76.5 GHz, a
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multiplied scheme becomes the only option. With this in mind, a frequency tripled 25.5 
GHz source was designed using nonlinear techniques and the 0.25 pm  H40 process. 
The fabricated common-source VCO in this scheme exhibited a measured output 
power of 8.5 dBm at 25.1 GHz. The frequency tripler is an active design that employs 
parallel feedback to recycle the fundamental input signal. It achieved a conversion loss 
of 14.3 dB for an input signal level of 0 dBm. Based on the measurements of the two 
circuits, the overall phase-noise performance of the source was estimated to be -80.5 
dBc/Hz at 1 MHz off carrier.
Adding two vector modulators to the conventional integrated radar architecture 
imposes numerous requirements on many aspects of its design. Foremost is the issue of 
chip area. With two additional circuits, there is added incentive to apply measures to 
reduce its overall size. Consequently, three W-band active circulator topologies were 
presented. As a preliminary step towards making the radar monostatic, the circuits 
appear quite promising with good matching and inseition loss that varies between 1 to 
4.2 dB. In all cases, the transmit-receive isolation was found to be significantly lower 
than the required 60 dB minimum. Moreover, before the monostatic configuration can 
be considered a viable size-reduction measure, the circulators must be redesigned for 
higher power-handling capability. For the software radar, a compact fundamental mode 
RF oscillator is essential, both for reasons of performance and compactness. To assess 
the merits of several possible configurations, five designs were presented. Of these, the 
injection-locked common-source oscillator appears quite promising with a simulated 
output power of 12.3 dBm at 76.6 GHz. Three PHEMT mixers were also investigated 
as part of this PliD. The first two, a resistive mixer and a gate mixer, are intended to be 
used in the radar receiver, whereas the harmonic mixer is designated for use in a possi­
ble RF source PLL. Successful nonlinear' simulations were cariied out on the resistive 
and harmonic mixers, resulting in conversion losses of 12.6 dB and 12 dB, respectively. 
However, both designs exhibited relatively poor LO-to-RF isolations of 10 dB and 8 
dB, respectively.
The review of MMIC design techniques concludes with the presentation of three 
multifunctional software radar chips, all of which include vector modulators. To sup­
port their development, a 2-stage hnear isolation amphfier and a 3-stage power ampli­
fier were also reviewed. They exhibited gains of 8 dB and 12.3 dB, respectively. In 
addition, the power amplifier achieved a simulated output power level of 8.3 dBm. The
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underlying purpose of the multi-functional chip work was to evaluate the impact of 
incorporating vector modulators in a fully integrated MMIC radar. In view of the fact 
that the outer dimensions of vector modulators cannot be altered, the most significant 
finding was that other circuits, such as oscillators and amplifiers, must be meandered. 
This also ensures that all of the gates in the final MMIC are oriented in the same direc­
tion.
7.2 Future work
The work presented in this PhD thesis represents a broad oveiwiew of the concept of 
softwaie radar. A considerable amount of effort is still required to refine and validate 
the details of its principles and implementation. To a certain extent, this comment can 
be extended to include millimetre-wave integiated circuits in general.
Insofar as the software radai' is concerned, a more comprehensive systems level 
evaluation is required. This would take into consideration such things as quantisation 
noise introduced by the baseband waveform generators, the phase noise of the RF 
source, modulator LO leakage, antenna radiation efficiency, propagation effects, IMD, 
and a more rigorous assessment of the receiver noise figure. Given the number of con- 
tiibuting factors, such an analysis is likely to be fairly complex.
Issues concerning baseband systems have been left fairly untouched in the 
present work, although they remain critical to the software radar’s implementation. The 
most important point concerns the baseband waveform generator, because it decides 
the radai ’s ultimate resolution hmit. A valuable contribution to the continuation of this 
project would be to build an 8-channel high-speed baseband waveform generator. 
Although the design would be quite complicated, the cuiTent performance levels of 
integiated silicon technology ensures that it would be successful. Another under-inves­
tigated area is the DSP-based receiver and the control logic required to manage the 
radar’s operation. To enable automating switching between modulation formats, it 
would also be necessary to establish a set of real-time perfomiance measures.
There exist many unanswered questions with regards to the underlying physics of 
milMmetie-wave integrated circuits. Among the foremost is the issue of EM wave prop­
agation in planar transmission lines. Although there have been some reported investi­
gations, the subject of multi-moding at high-frequency has yet to be comprehensively 
explained. This is paitly because there exists no traceable on-wafer calibration stand­
ards and techniques. Without them, it is impossible to isolate which phenomena are
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associated with the test structures and which are attributable to the equipment used to 
measure them with. In short, a complete understanding of the matter can only be 
obtained if it is based on precise measurements made under strictly controlled condi­
tions.
A similar lack of understanding applies to most other passive high-frequency 
structures. Despite using the best simulation tools available, this PhD thesis found that 
the performance of coupled line structmes could not be accurately predicted above 50- 
60 GHz. Measurements of W-band Lange couplers, for example, were consistently 
undercoupled and under-isolated compared to simulated results. These discrepancies 
have only been partly explained. The assertion that airbridges, nonzero conductor 
height and end-effects influence performance should be investigated rigorously. If 
these factors could be compensated for when designing Lange couplers, the I-Q  vector 
modulators would benefit from lower insertion loss and better leakage suppression. 
The same arguments can also be applied to spfial inductors and interdigital capacitors, 
given that commercially available models of the structures appear completely unrepre­
sentative at W-band.
The work on W-band vector modulators presented in this thesis has established a 
firm set of principles from which to optimise their performance. It has also confirmed 
that the fully ON- and OFF-state impedances of its cold-PHEMT terminations have a 
decisive influence on maximum circle insertion loss. Although the factors affecting the 
OFF-state impedance are well understood, there has been no formal explanation for 
why the cold-PHEMT’s channel resistance increases with frequency. Since this issue 
has such a critical effect on vector modulator performance, it would be most useful if it 
were analysed with a view to improving the cold-PHEMT’s performance.
Over the course of this PhD, a significant number of MMIC circuits were 
designed and implemented to support the concept of integiated softwaie radar. With the 
exception of the circuits that were measured, all of them were in fabrication at the time 
of writing. As a continuation of the work presented here, their characterisation is 
imperative. Following this, the next logical step is to proceed with further integration of 
the software radar, possibly to realise the entire RF front-end on a single chip.
7.3 Achievements
M illimetre-wave integrated circuits, which were originally developed for military 
applications, promise to play a major role in the commercialisation of advanced com­
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munication and sensor technologies. Second only to short-haul communications links, 
automotive sensors possess the largest potential market for millimetre-wave systems in 
the near* future. In an effort to enter this market as quickly as possible, manufacturers 
have so far emphasised hybrid technologies, or at best, integrated solutions that are 
based on conventional transceiver architectures and circuit designs. This effectively 
prevents current ACC radars from employing all but a limited number of modulating 
waveforms.
The novel software radar proposed in this PhD fundamentally removes this bar­
rier. Since it can employ any arbitrary modulating waveform, and even switch between 
them in real-time, it offers the prospect of enhanced performance and unprecedented 
flexibility. If it is implemented in MMIC form, these benefits can also be realised with­
out incuning a significant increase in the ACC system’s overall unit cost. This software 
radar proposal is completely new and represents the most innovative architectural con- 
tiibution to W-band automotive radar systems since they were first reported. Further­
more, the underlying principles can be applied to a much wider range of millimetre- 
wave systems, including atmospheric monitoring, fixed point-to-point radio services, 
satellite communications and WLAN.
This PhD is truly precompetitive in its outlook. Given that cunent production 
model ACC systems are based almost exclusively on hybrid techniques, it anticipates 
technological developments that may take between 3 to 5 years to materialise. Figure 
7.1 presents a plausible roadmap for how MMIC software radar will evolve from 
today’s generation of hybrid radars. As a first step, individually mounted single-chip 
MMICs will gradually replace the discrete devices used in present designs. Several 
manufactmers now offer discrete chipsets and/or low-parasitic interconnect technolo­
gies that permit the assembly of very compact front-end modules. While still expensive 
compared to the 100-200 USD target, this evolutionary phase is necessary -  it allows 
developers to exploit the characteristic strengths of different MMIC device technolo­
gies. A perfect example is to use HBT-based circuits for signal generation, Schottky 
diode-based circuits for frequency multiplication and mixing, and PHEMT-based cir­
cuits for amplification. In order to proceed to multi-chip MMICs, at least one of these 
device technologies must reach maturity and be able to satisfy the performance require­
ments for the majority of the radar’s RF fiont-end functions. This includes higher lev­
els of power handling, increased gain and reduced phase-noise. At the same time, the
© Douglas S. McPherson Commercial-in-confidence
273
Hybrid radars 
Based on conventional 
fabrication technologies
Single-chip MMICs 
Low-paiasitic, reproducible 
interconnect technologies
Midti-chip MMICs
Increasing integration 
as yield improves
Complete MMlCfront-ends 
Source and yield issues 
solved, full-scale manufacture
MMIC software radar 
Improving performance of 
integrated radar_______
Figure 7.1 Technology road-map plotting the steps leading to 
the realisation of MMIC software radar.
fabrication process must allow for greater throughput and improved yield. With a little 
additional refinement, these multi-chip circuits could then form the basis for a com­
plete MMIC front-end solution. This would remove cost as the last major obstacle to 
widespread acceptance of ACC systems and would no doubt lead to demands for 
enhanced performance and increased versatility. MMIC software radar* is intended to 
address these issues, and as shown in this PhD, it is the ideal solution for the technol­
ogy at hand.
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Appendix I 
Marconi Caswell Ltd. Series /V^m 
circuit simulator schematics
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Figure A l l (a) Default settings and variable values for the Marconi Caswell 
H40 VCO design, and (b) test bench employed to simulated FET 
DC-IV cuiwes and to select the VCO’s quiescent bias point.
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Figure A1.2 VCO test benches: (a) linear test bench used for establishing the 
start-up conditions, and (b) special harmonic-balance bench for 
optimising the closed-loop gain.
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Figure A1.3 (a) Oscillator analysis testbench for calculating the frequency and 
power level of oscillation, and (b) top-level schematic of the Mar­
coni Caswell VCO showing the 2-port osctest element.
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Figure A1.4 VCO subnetwork schematics; (a) resonator network, (b) source 
feedback network, and (c) load network.
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Figure A1.5 Tripler schematics: (a) load-pull test bench for determining the 
optimal load termination for generation of the third hannonic, (b) 
top-level tripler schematic, (c) top-level stage 1 subnetwork sche­
matic, and (d) top-level stage 2 subnetwork schematic.
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Figure A1.6 Active tripler schematics: (a) stage 1 gain block, (b) stage 1 
input matching network, and (c) stage 1 to stage 2 interstage 
matching network.
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Figure A1.7 Active tripler schematics: (a) stage 2 gain block showing parallel 
feedback network, and (b) stage 2 output matching network.
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Appendix II 
University of Glasgow Series IV™  
circuit simulator schematics
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Figure A2.1 Default settings for all designs performed using the University of 
Glasgow GaAs PHEMT process.
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Figure A2.2 Linear test benches: (a) for 2-port networks, and (b) for multi- 
port networks.
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Figure A2.3 Circuit simulator schematics for the three-way ring circulator: (a) 
top-level schematic showing ring, (b) top-level amplifier schematic,
(c) input matching network for amplifier, and (d) output matching 
network for amplifier.
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Figure A2.4 Circuit simulator schematics for the two-way phase-splitting 
quasi-circulator: (a) top-level schematic, (b) top-level amplifier 
schematic, (c) interstage matching network, (d) output matching 
network for amplifier, and (e) input matching network for 
amplifier.
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Figure A2.5 Complete circuit simulator schematic for the two-way phase-delay­
ing quasi-circulator.
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Figure A2.6 Schematics for the common-source diode-tuned oscillator:
(a) top-level schematic, (b) transistor block with source feed­
back, (c) resonator network, and (d) terminating network.
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Figure A2.7 Schematics for the common-gate diode-tuned oscillator: (a) top- 
level schematic, (b) transistor block with gate and source feed­
back, (c) resonator network, and (d) terminating network.
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Figure A2.8 Schematics for the common-drain diode-tuned oscillator: (a) top- 
level schematic, (b) transistor block with source feedback, (c) reso­
nator network, and (d) tenninating network.
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Figure A2.9 Glasgow oscillator test benches: (a) special harmonic-balance 
bench for optimising the closed-loop gain and calculating the 
dynamic load-line, and (b) oscillator analysis testbench for calcu­
lating the frequency and power level of oscillation.
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Figure A2.10 (a) Top-level schematic for the common-source bias-tuned 
oscillator used for calculating the loop-gain and the dynamic 
load-line, (b) top-level schematic for the common-source 
bias-tuned oscillator used with the oscillator analysis test­
bench, and (c) top-level schematic for the common-source 
injection-locked oscillator used with the oscillator analysis 
testbench.
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F igure A2.11 Schematics for the common-source bias-tuned oscillator: (a) tran­
sistor block with source feedback, (b) resonator network, and (c) 
tenninating network.
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Figure A2.12 Schematics for the 2-stage oscillator buffer amplifier: (a) input 
matching network, (b) interstage matching network, and (c) output 
matching network.
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Figure A2.13 Schematics for the common-source injection-locked oscillator: (a) 
transistor block with source feedback, (b) resonator network, and
(c) terminating network.
© Douglas S. McPherson Commercial-in-confidence
310
G 1 a s g o w -  M i x e r  T e s t  B e n c h .
INCRF REFRF
losl pâ] Th i LO e t u r n  l o ss ,  RF por  LO—to—RF l e a ka g e , R F - t o - L Ocm —10 dBm
(a)
G l a s g o w  — M i x e r  T e s t  B e n c h
INCRF REFRF
VALUE-5
i a
T P t!d“ INCLO TPaiO-gnd TPuJ-REFLOTP21D«gnd
TP1IDwLORF
a
TPaiO-gndELEM-RLÛRF TP21D-gndELEM-RRFLO
ÛUT^ EQN^OÜTBQNRFINo-SO
RLOSSUO=lO*LOO<REFH/l MCI D1 ) RLÛS SRF=%Û• L0G(REFL2/INCID2) COHVERb IFOUT -  RFIK RFTOLO-RFLOl -  RFIN L0TQRF-L0RF1 -  LOIN
TPUD-tNCRFTPZIDwgnd
T PIID -!Fù«t TP2lD-»gnd
t p Î îo - refrfTP2ID«gnd
T P I lP -IF P U tTPZiDagnd
^fr* q 2 -2 S_blo»1*»-0.«0
VALUE«1.Û0«-Û6 VALUE«*1 .ÛOft-ÛS
T h i s  t e s t  bench computes  t h e  c o n v e r s i o n  l o s s ,LO p o r t  r e t u r n  l o s s ,  RF p o r t  r e t u r n  l o s s ,  RF—t o —LO l e a k a g e ,  LO—t o —RF l e a k a g e ,  and t h e  o u t p u t  s p e c t r u m .
(b)
Figure A2.14 Glasgow mixer test benches: (a) haiinonic balance test bench for 
the single-ended resistive mixer, and (b) harmonic balance test 
bench for the subharmonic gate mixer.
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Figure A2.15 (a) Lineai* test bench for the single-ended gate mixer, (b) top-level 
schematic of the single-ended resistive mixer, (c) top-level sche­
matic of the single-ended gate mixer, and (d) top-level schematic of 
the subharmonic gate mixer.
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Figure A2.16 Schematics for the single-ended resistive mixer: (a) input matching 
network, and (b) output matching network and RF/IF diplexer.
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Figure A2.17 Schematics for the single-ended gate mixer: (a) input matching net­
work and RF/LO diplexer, and (b) output matching network.
© Douglas S. McPherson Commercial-in-confidence
314
'* "cs” î i ) / zQptM(fio-ireQpl)/Z
ureapl-lOop2=150 loopZ -170
C_BTYPt=C_A!RTYP,.KO„t INE C_BTYPa=e_AlRTYP_NO_tlNE c_BTYP3-0_AIRTYP_KO_LINC C^GRID-C,.CRI01
| c- pa ta [
c ltlN T Y Pt
IcI dÂt ÂI
C„UINTYPC-UNTYPZ
| c- data|
cZl INTYP3
jc_DATA|
W»wQap1
| c_ data|
W"W0@p1
ckd_u;et-2
jcpA TA j
? enÜuet« iQNO_UET-Z
| c- pa ta |fctlKîï^o S I^LtHTY Pa
CEN^ET-2ONB.KET«a
[C-PAT*|
^ dI met- z
| c_ data|
^U N TY P
G ^ 'u E r " ! CEN^UET-l cS ! net" îCNDJKET-a ^ ° M E r - 2 cS ! uet- iCNO_WET-a
C-LTYPI-C.LINTYPeC_LTYPZ-C_HN7YPaG^ CR)D=C^GH(01
C_LTYPZ=D_LINTYP5C„QRID=C_ORIDl
S„LTYPC«C„LCAPO
(a)
TYPE-Ofgui\d..Cano»otlonC«LTYP-C_LTYPJEFAULTC_qR|D-C_ORIO%
|o^YPa-C_(.TYP l_OEFAOl.r
fcilLC_ITYP1-C_CINTYPZ D>LTYP2-C„LTYP„0EFAULT C_LTYP3»C_LTYP_0EFAÜLr D_B TYP1-C.A IRTYP_NO_L I NE C.aTYPZ-D_AIRTYP.NQ.LINE 0_BTYP3=0_AIRTYP,.N0_LINE C,.LTYPi>=0_LCAPa C_LTYP 1-(X.LTVP„DEFAULT C_LTYP2=C_LCAP1 DIE^IOX-I
C«LTYPl-DuLIKTYP2 C_LTYPZ*CULTYP«DEFAUI.T <L.LTYP3«0L.LIRTYP1 a.BTYPt-£L.AlRTYP-NO-L (NE C_BTYPZ=C_AlRTYP^ NO^ L(NE C_DTYP5-C^At RTYP_ND_L(NE C_GR(D-C_CRID1
| c_ data| |c- data| |c- data| |c- ° ata[
C^IMTYPI
C ^«E T -Ï
fcuHTYPa
ce!cwet- i MNJIET-a CEKJET-l
1
CND-.MET-2 ONDJIET-a
|c- data|
CNOJIET-a
wcapl=1B0
•2=j5D-w2)/2
ieepT<*170
l9Uï„Z-ia1 MUND=Loi
|G_17YPC={L.LCAPZC_LTYPlBC_tTYP_DEFAULTl0.L7YP2-C_LTYP_0EFAULT
'TYPE=Brauriri,.C«Rrtkbtt&
(b)
Figure A2.18 Schematics for the subharmonic gate mixer: (a) input matching 
network and RF/LO diplexer, and (b) output matching network.
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Figure A2.19 Nonlinear amplifier test benches: (a) harmonie balance test bench, 
and (b) laige-signal 5-parameter test bench.
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PORT
(d)
Figure A2.20 (a) Power amplifier load-pull test bench, (b) amplifier transistor 
gain block, (c) top-level schematic of the 2-stage isolation ampli­
fier, and (d) top-level schematic of the 3-stage power amplifier.
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.VAR 
i n i = 5 0  
i n 2 = 5 0  
i n 3 = 4 5  
î n 4 = 1 6 7  
i n 5 o = 1 7 4  
i n 5 b = 6 4  
î n 6 = 9 1
_ VAR
t l = 4 5  
t 2 = 1 5 6  
1 3 = 2 3  t4a=74 
t 4 b = 1 6 4  
t 5 = 1 1 7  
t 6 = 1 0 9
(b)
(c)
_VAR
I o u t 1 = 1 0 2  
I o u t 2 = 2 0  
I o u  t 3 = 4 5  
I o u  1 4 = 5 0  
I o u l 5 = 2 0 1  
I o u  t 6 o = 1 7 4  
I o u  t 6 b = 6 4
(d)
Figure A2.21 Schematics for the 2-stage isolation amplifier: (a) stage 1 input 
matching network, (b) stage 1 output matching network, (c) stage 2 
input matching network, and (d) stage 2 output matching network.
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a.eRio-c^cRtpi
(a)
C_BTYP»»C_AÎRTYP_DEFAULTOi_Bm>a»C_AlRTYP_DEFAyLT
VAR—
_VAR
(b)
e_lTYPt«<.I.TlfPJ»tFAUI.T C_l.TtPC>-G_CAPLIK_lC-lTWt-a^TYPJCFAULT
î w i - û j i  I rtwZdefauut tYFE<«rbUAd,CBBlCL.l.TltP-<}LLTTP_IHC_CRIO-C_CalD_FI
VAR “®J2’ 
i n _ 1 = 1 64  
i n _ 2 a = 6 0  
i n _ 2 b = 1 78 
Î n _ 3 = a  
i n _ 4 = 2 8 0  
i n _ 5 = 5 9
(c)
Figure A2.22 Schematics for the 3-stage power amplifier: (a) stage 1 input 
matching network, (b) stage 1 output matching network, and (c) 
stage 2 input matching network.
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_VAR
t_ 1= 90
t_2o=60
t_2b=71
t _ 2 c = l 78
t _ 3= 198
t_ 4= 45
t _7= 32
t_ 8 =7 5
t_ 9= 35
(a)
C_LTYP1=C_LTYP_DEFAULT C_LTYP2“ C_LTYP_DEFAULT C_BTYP1-C_AIRTYP_DEFAULT C_BTYP2=C_AIRTYP^OEFAULT
C.GAPLINC^CAPLlUa
C,LTYPC-C^CAPU1N«1 C.UTYP1=C_LTYP_DEFAULT C_LTYP2*»C^LTYP 1 ^ DEFAULT DIE_IDX=%
TYPE«Gro«nd_ConnoetIoC_LTYP-D_LTYP_DGPADC_GRIO«C_GRID_FINE
C_CROSSC_CR0S51C.LTYPWC.C_LTYP2=C_C_LTYP3=Ù_
C_LTYP4»C.C_BTYP1«C.C_BTYP2=C_C_BTYP3=C_C_0TYP4=C.
LTYP.DEFAULTLTYP.OEFAULTLTYP.DEFAULTLTYP^OEFAULTAIRTYP.NO^LIMEAIRTYP^NOaiNE,AIRTYP_N0_HNE,AIRTYP_N0_L1NE
L“ îou t_Z bC_LTYPwC_LTYP_DEFAULT
3c_LTYP=0_LTYP_DEFAULT
|C.DATA|
C_CAPLIM_1
CEN_HET-1GND_MET=2
_ VAR 
I ou t_1=71  
I ou t_2a=60  
I out_2b=178  
I out_3=50  
I ou t_4=45  
I ou t _ 5 = 1 48 
Io ut _8=33
cIoPENI L»IQu t_S
TVPE“ Ground_Conno
I
c11lTYP2=-C_LTYP_DCPADC_QR1D"G_GRI0_FINE
C.BEXDZC_LTYP1=C.LYYP_DEFAULT C_LTYP2wC_LTYP_DEFAULT C_BTYP1=C_AIRTYP_D£FAULT C_BTYP2-C_AIRTYP-DEFAVLT
DIE.IDX«1C_BR:D-C_GRID_ULTRA
(b)
Figure A2.23 Schematics for the 3-stage power amplifier: (a) stage 2 to stage 3 
interstage matching network, and (b) stage 3 output matching net­
work.
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Appendix III 
NTU Series circuit simulator schematics
© Douglas S. McPherson Commercial-in-confidence
U N ITS
UN1TS_DEFAULT
FREQ=GHz
RES»Ohm
COND=S
IND=nH
CAP^pF
LNG=um
T IM E = p s o c
ANG=dog 
PQV/ER=dBm 
VOLT=V  
CUR=tttA 
D ] S T ^ n i
TEMP
TEMP^DEFAULT
TEMP=27
321
DATA DATA DATA DATA DATA
RREF
RREF_DEFAULT
TAND SIGMA PERM
TAND_DEFAULT SIGMA_DEFAULT PERM„DEFAULT 
TAND=6 . 0 0 0 - 0 3  S I GM=0 MUR=1
TANM=0
DATA DATA
SMTPAD
SMTPAD_DEFAULT
W=10
L = 25
PADLAYER=bond
SM0=5
SMLAYER=sd  I d e r ^ a a  
P 0=0
MSUB
MSU8_DEFAULT
E R = 1 2 .9 0H=100
T = 0 .1 3
RH0=1
RGH=0
C O N D lî^ eo n d
C 0N D 2=cond2
D I EL 1*=d I e I
D IE L 2 = d io i2  
HO UE=ho1e 
R E S = res  i
(a)
NTU P H E MT  O S C I L L A T O R :  N e g a t i v e  R e s i s t a n c e
MTFC
02
W«50 TB=0
L=50 C0B«0
CPÜA=450 C0T=0
T « 0 .1 2 D0»0
RST=0
RSB=0
TT«=0
ML IN  
TL8
MBEND MBENDBENDS BEN06W=w2
ANG=45 ANG«45M LINW=w21 ML NW=w2!
DATA
MBENDMBENDVAR 
_VARw1 I 
w 3 l= 4 4  
w 4 i« 2 6  
w5i«=50
CPWSUB BEND3CPWSUB1 W=w2lE R « 1 2 .9 0 ANG«45ANB»45H=100 ML N
TL10 MTFC
RGH=0
GOND=oond W-5Û 
L=S9
CPUA=450 \Z
R S I 
RSG
MBEND2
BEND2üV=w4! MLINMLIN  TL2  W«w4 Î 
L«35
MLIN
CPW2W«w1 ! W«w31 W«60L =110
MCROS
CROSlI2 x 4 p v g n 0 2 5 v d 2  
X I MLINTL6
W«w5t
184
W1«»w4l
W2=w5I
W3«w1
W4=w2l
MLOCMBEND2
BEND1 VV«w51W=w5
CPWSUB«CPWSUB1
(b)
Figure A3.1 (a) Default settings for all designs performed using the NTU 
GaAs PHEMT process, and (b) balanced oscillator negative 
resistance circuit.
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Figure A3.2 Balanced oscillator resonator network.
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NTU PHEMT O S C I L L A T O R ;  B u f f e r  S t a g e
(a)
NTU PHEMT R E C E I V E R ;  B u f f e r  S t a g e
CPUA^S»
■CD
(b)
Figure A3.3 Schematics for the 1-stage transciever amplifiers, (a) transmitter 
buffer stage, and (b) receiver buffer stage.
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1-Z BBSS
Figure A3.4 Receiver mixer schematic showing parallel feedback network 
and source IF output.
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